CMSC 411
Computer Systems Architecture
Lecture 21
Multiprocessors, cont.

Alan Sussman
als@cs.umd.edu

Administrivia

• Read Chapter 4
• Homework #5 due today
• Exam 2 answers posted – questions?
  – returned on Thursday
• Cache simulator project due Friday
  – questions?
• Course evaluations open starting today, at http://www.CourseEvalUM.umd.edu

Intuitive Shared Memory Model

• Reading an address should return the last value written to that address
  – Easy in uniprocessors, except for I/O

• Too vague and simplistic; 2 issues
  1. Coherence defines values returned by a read
  2. Consistency determines when a written value will be returned by a read

• Coherence defines behavior to same location, Consistency defines behavior to other locations

Defining Coherent Memory System

1. Preserve Program Order: A read by processor P from location X that follows a write by P to X, with no writes of X by another processor occurring between the write and the read by P, always returns the value written by P

2. Coherent view of memory: Read by a processor to location X that follows a write by another processor to X returns the written value if the read and write are sufficiently separated in time and no other writes to X occur between the two accesses

3. Write serialization: 2 writes to same location by any 2 processors are seen in the same order by all processors
  – For example, if the values 1 and then 2 are written to a location by different processors (or same), processors can never read the value of the location as 2 and then later read it as 1
Write Consistency

• For now assume
  1. A write does not complete (and allow the next write to occur) until all processors have seen the effect of that write
  2. The processor does not change the order of any write with respect to any other memory access
     ⇒ if a processor writes location A then location B, any processor that sees the new value of B must also see the new value of A
• These restrictions allow the processor to reorder reads, but forces the processor to finish writes in program order

Basic Schemes for Enforcing Coherence

• Program running on multiple processors will normally have copies of the same data in several caches
  – Unlike I/O, where its rare
• Rather than trying to avoid sharing in SW, SMPs use a HW protocol to maintain coherent caches
  – Migration and Replication key to performance on shared data
• Migration - data can be moved to a local cache and used there in a transparent fashion
  – Reduces both latency to access shared data that is allocated remotely and bandwidth demand on the shared memory
• Replication – for reading shared data simultaneously, since caches make a copy of data in local cache
  – Reduces both latency of access and contention for reading shared data

Outline

• Review
• Coherence
• Write Consistency
• Snooping
• Building Blocks
• Snooping protocols and examples
• Coherence traffic and Performance on MP
• Directory-based protocols and examples

2 Classes of Cache Coherence Protocols

1. Directory based — Sharing status of a block of physical memory is kept in just one location, the directory
2. Snooping — Every cache with a copy of data block also has a copy of sharing status of block, but no centralized state is kept
   • All caches are accessible via some broadcast medium (a bus or switch)
   • All cache controllers monitor or snoop on the medium to determine whether or not they have a copy of a block that is requested on a bus or switch access
Snoopy Cache-Coherence Protocols

- Cache Controller “snoops” all transactions on the shared medium (bus or switch)
  - relevant transaction if for a block it contains
  - take action to ensure coherence
    » invalidate, update, or supply value
  - depends on state of the block and the protocol
- Either get exclusive access before write via write invalidate or update all copies on write

Example: Write-through Invalidate

- Write update uses more broadcast medium BW ⇒ all recent MPUs use write invalidate

Architectural Building Blocks

- Cache block state transition diagram
  - Finite state machine (FSM) specifying how disposition of block changes
    » invalid, valid, exclusive
- Broadcast Medium Transactions (e.g., bus)
  - Fundamental system design abstraction
  - Logically single set of wires connect several devices
  - Protocol: arbitration, command/addr, data
    ⇒ Every device observes every transaction
- Broadcast medium enforces serialization of read or write accesses ⇒ Write serialization
  - 1st processor to get medium invalidates others copies
  - Implies cannot complete write until it obtains bus
  - All coherence schemes require serializing accesses to same cache block
- Also need to find up-to-date copy of cache block

Locate up-to-date copy of data

- Write-through:
  - get up-to-date copy from memory
  - simpler if enough memory BW
- Write-back harder
  - Most recent copy can be in a cache
- Can use same snooping mechanism
  1. Snoop every address placed on the bus
  2. If a processor has dirty copy of requested cache block, it provides it in response to a read request and aborts the memory access
    - Complexity from retrieving cache block from cache, which can take longer than retrieving it from memory
- Write-back needs lower memory bandwidth
  ⇒ Support larger numbers of faster processors
  ⇒ Most multiprocessors use write-back
Cache Resources for WB Snooping

- Normal cache tags can be used for snooping
- Valid bit per block makes invalidation easy
- Read misses easy since rely on snooping
- Writes ⇒ Need to know whether any other copies of the block are cached
  - No other copies ⇒ No need to place write on bus for WB
  - Other copies ⇒ Need to place invalidate on bus

Cache behavior in response to bus

- Every bus transaction must check the cache-address tags
  - could potentially interfere with processor cache accesses
- A way to reduce interference is to duplicate tags
  - One set for caches access, one set for bus accesses
- Another way to reduce interference is to use L2 tags
  - Since L2 less heavily used than L1
  - Every entry in L1 cache must be present in the L2 cache, called the inclusion property
  - If Snoop gets a hit in L2 cache, then it must arbitrate for the L1 cache to update the state and possibly retrieve the data, which usually requires a stall of the processor

Cache Resources for WB Snooping

- To track whether a cache block is shared, add extra state bit associated with each cache block, like valid bit and dirty bit, shared bit
  - Write to Shared block ⇒ Need to place invalidate on bus and mark cache block as private (if an option)
  - No further invalidations will be sent for that block
  - This processor called owner of cache block
  - Owner then changes state from shared to unshared (or exclusive)