

CMSC 411
Computer Systems Arch
Lecture 4
Basic Pipelining

Alan Sussman
als@cs.umd.edu

Administrivia


- **Homework problems for Unit 1 due Thursday**

CMSC 411 - 4 (from Patterson)

2

5 Steps of MIPS Datapath

Figure A.17, Page A-29




CMSC 411 - 4 (from Patterson)

3

5 Steps of MIPS Datapath


Figure A.18, Page A-31



CMSC 411 - 4 (from Patterson)

4

Inst. Set Processor Controller




CMSC 411 - 4 (from Patterson)

5

Visualizing Pipelining

Figure A.2, Page A-8



CMSC 411 - 4 (from Patterson)

6

Pipelining is not quite that easy!


- Limits to pipelining: **Hazards** prevent next instruction from executing during its designated clock cycle
 - Structural hazards:** HW cannot support this combination of instructions (single person to fold and put clothes away)
 - Data hazards:** Instruction depends on result of prior instruction still in the pipeline (missing sock)
 - Control hazards:** Caused by delay between the fetching of instructions and decisions about changes in control flow (branches and jumps).

CMSC 411 - 4 (from Patterson)

7

One Memory Port/Structural Hazards

Figure A.4, Page A-14




CMSC 411 - 4 (from Patterson)

8

One Memory Port/Structural Hazards

(Similar to Figure A.5, Page A-15)



How do you "bubble" the pipe?

CMSC 411 - 4 (from Patterson)

9

Speed Up Equation for Pipelining

$$CPI_{\text{pipelined}} = \text{Ideal CPI} + \text{Average Stall cycles per Inst}$$

$$\text{Speedup} = \frac{\text{Ideal CPI} \times \text{Pipeline depth}}{\text{Ideal CPI} + \text{Pipeline stall CPI}} \times \frac{\text{Cycle Time}_{\text{unpipelined}}}{\text{Cycle Time}_{\text{pipelined}}}$$

For simple RISC pipeline, ideal CPI = 1:

$$\text{Speedup} = \frac{\text{Pipeline depth}}{1 + \text{Pipeline stall CPI}} \times \frac{\text{Cycle Time}_{\text{unpipelined}}}{\text{Cycle Time}_{\text{pipelined}}}$$

CMSC 411 - 4 (from Patterson)

10

Example: Dual-port vs. Single-port


- Machine A: Dual ported memory ("Harvard Architecture")
- Machine B: Single ported memory, but its pipelined implementation has a 1.05 times faster clock rate
- Ideal CPI = 1 for both
- Loads are 40% of instructions executed
 - $\text{SpeedUp}_A = \text{Pipeline Depth} / (1 + 0) \times (\text{clock}_{\text{unpipe}} / \text{clock}_{\text{pipe}})$
 - $= \text{Pipeline Depth}$
 - $\text{SpeedUp}_B = \text{Pipeline Depth} / (1 + 0.4 \times 1) \times (\text{clock}_{\text{unpipe}} / (\text{clock}_{\text{unpipe}} / 1.05))$
 - $= (\text{Pipeline Depth} / 1.4) \times 1.05$
 - $= 0.75 \times \text{Pipeline Depth}$
 - $\text{SpeedUp}_A / \text{SpeedUp}_B = \text{Pipeline Depth} / (0.75 \times \text{Pipeline Depth}) = 1.33$
- Machine A is 1.33 times faster

CMSC 411 - 4 (from Patterson)

11

Data Hazard on R1

Figure A.6, Page A-16



CMSC 411 - 4 (from Patterson)

12

Three Generic Data Hazards

- **Read After Write (RAW)**

Instr_j tries to read operand before Instr_i writes it

```

    I: add r1, r2, r3
    J: sub r4, r1, r3
  
```

- Caused by a “**Dependence**” (in compiler nomenclature). This hazard results from an actual need for communication.

Three Generic Data Hazards

- **Write After Read (WAR)**

Instr_j writes operand before Instr_i reads it

```

    I: sub r4, r1, r3
    J: add r1, r2, r3
    K: mul r6, r1, r7
  
```

- Called an “**anti-dependence**” by compiler writers. This results from reuse of the name “**r1**”.
- Can’t happen in MIPS 5 stage pipeline because:
 - All instructions take 5 stages, and
 - Reads are always in stage 2, and
 - Writes are always in stage 5

Three Generic Data Hazards

- **Write After Write (WAW)**

Instr_j writes operand before Instr_i writes it.


```

    I: sub r1, r4, r3
    J: add r1, r2, r3
    K: mul r6, r1, r7
  
```

- Called an “**output dependence**” by compiler writers. This also results from the reuse of name “**r1**”.
- Can’t happen in MIPS 5 stage pipeline because:
 - All instructions take 5 stages, and
 - Writes are always in stage 5
- Will see WAR and WAW in more complicated pipes

Forwarding to Avoid Data Hazard

Figure A.7, Page A-18



HW Change for Forwarding

Figure A.23, Page A-37

