

# CMSC 411

## Computer Systems Architecture

### Lecture 5

### Basic Pipelining (cont.)

Alan Sussman  
als@cs.umd.edu

## Administrivia


- Homework problems for Unit 1 due today
- Homework problems for Unit 3 posted soon

CMSC 411 - 5 (from Patterson)

2

## Forwarding to Avoid LW-SW Data Hazard

Figure A.8, Page A-29




CMSC 411 - 5 (from Patterson)

3

## Data Hazard Even with Forwarding

Figure A.9, Page A-20




CMSC 411 - 5 (from Patterson)

4

## Data Hazard Even with Forwarding

(Similar to Figure A.10, Page A-21)



5

## Software Scheduling Instead

Try producing fast code for

$a = b + c;$

$d = e - f;$

assuming a, b, c, d, e, and f in memory.

Slow code:

LW Rb,b  
LW Rc,c  
ADD Ra,Rb,Rc  
SW a,Ra  
LW Re,e  
LW Rf,f  
SUB Rd,Re,Rf  
SW d,Rd

Fast code:

LW Rb,b  
LW Rc,c  
LW Re,e  
ADD Ra,Rb,Rc  
LW Rf,f  
SW a,Ra  
SUB Rd,Re,Rf  
SW d,Rd

Compiler optimizes for performance. Hardware checks for safety.

CMSC 411 - 5 (from Patterson)

6

## Control hazards

- Question: When do we find out that the PC needs to be modified?
  - Answer: In pipeline stage ID of a branch instruction
  - So, if a branch is not-taken (i.e., if the PC is not modified), need a one-cycle delay
- Question: When is a taken branch's address known?
  - ALU used to compute, so EX stage
  - Need two (or three) cycle delay

CMSC 411 - 5 (from Patterson)

7


## Example

- If branch in 30% of instructions, then instead of executing 1 instruction per cycle, have 70% of instructions executing in 1 cycle and 30% of instructions executing in 2 cycles
- An average of  $.7 + .6 = 1.3$  cycles per instruction
  - Worse by 30%

CMSC 411 - 5 (from Patterson)

8

## Control Hazard on Branches Three Stage Stall



What do you do with the 3 instructions in between?

How do you do it?

Where is the "commit"?

CMSC 411 - 5 (from Patterson)

9

## Branch Stall Impact


- If CPI = 1, 30% branch,  
Stall 3 cycles => new CPI = 1.9!
- Two part solution:
  - Determine branch taken or not taken sooner, AND
  - Compute taken branch address earlier
- MIPS branch tests if register = 0 or  $\neq 0$
- MIPS Solution:
  - Move Zero test to ID/RF stage
  - Adder to calculate new PC in ID/RF stage
  - 1 clock cycle penalty for branch versus 3

CMSC 411 - 5 (from Patterson)

10

## Pipelined MIPS Datapath

Figure A.24, page A-38



• Interplay of instruction set design and cycle time.

CMSC 411 - 5 (from Patterson)

11

## Four Branch Hazard Alternatives

#1: Stall until branch direction is clear

#2: Predict Branch Not Taken

- Execute successor instructions in sequence
- "Squash" instructions in pipeline if branch actually taken
- Advantage of late pipeline state update
- 47% MIPS branches not taken on average
- PC+4 already calculated, so use it to get next instruction

#3: Predict Branch Taken

- 53% MIPS branches taken on average
- But haven't calculated branch target address in MIPS
  - » MIPS still incurs 1 cycle branch penalty
  - » Other machines: branch target known before outcome


CMSC 411 - 5 (from Patterson)

12

## Four Branch Hazard Alternatives


### #4: Delayed Branch

- Define branch to take place **AFTER** a following instruction



- 1 slot delay allows proper decision and branch target address in 5 stage pipeline
- MIPS uses this

## Scheduling Branch Delay Slots (Fig A.14)



- A is the best choice, fills delay slot & reduces instruction count (IC)
- In B, the sub instruction may need to be copied, increasing IC
- In B and C, must be okay to execute sub when branch fails

## Scheduling branch delay slot

- If taken from before branch
  - branch must not depend on rescheduled instruction
  - always improves performance
- If taken from branch target
  - must be OK to execute rescheduled instructions if branch not taken, and may need to duplicate insts.
  - performance improved when branch taken
- If taken from fall through
  - must be OK to execute insts. if branch taken
  - improves performance when branch not taken

## Delayed Branch

- Compiler effectiveness for single branch delay slot:
  - Fills about 60% of branch delay slots
  - About 80% of instructions executed in branch delay slots useful in computation
  - About 50% (60% x 80%) of slots usefully filled
- Delayed Branch downside: As processor go to deeper pipelines and multiple issue, the branch delay grows and need more than one delay slot
  - Delayed branching has lost popularity compared to more expensive but more flexible dynamic approaches
  - Growth in available transistors has made dynamic approaches relatively cheaper

## Evaluating Branch Alternatives

$$\text{Pipeline speedup} = \frac{\text{Pipeline depth}}{1 + \text{Branch frequency} \times \text{Branch penalty}}$$

Assume: 4% unconditional branch,  
6% conditional branch- untaken,  
10% conditional branch-taken

| <i>Scheduling scheme</i> | <i>Branch penalty</i> | <i>CPI</i> | <i>speedup v. unpipelined</i> | <i>speedup v. stall</i> |
|--------------------------|-----------------------|------------|-------------------------------|-------------------------|
| Stall pipeline           | 3                     | 1.60       | 3.1                           | 1.0                     |
| Predict taken            | 1                     | 1.20       | 4.2                           | 1.33                    |
| Predict not taken        | 1                     | 1.14       | 4.4                           | 1.40                    |
| Delayed branch           | 0.5                   | 1.10       | 4.5                           | 1.45                    |

CMSC 411 - 5 (from Patterson)

17

## Pipelining Summary

- Pipelining can speed instruction execution (throughput)
- But need to deal with structural hazards, data hazards, and control hazards
- Next
  - How to handle exceptions?
  - How to handle long instructions, such as floating point arithmetic?

CMSC 411 - 5 (from Patterson)

18

## The problem

- Question: What makes pipelining hard to implement?
- Answer: **Surprises**
- Technical names for surprises:
  - exceptions
  - faults
  - interrupts

CMSC 411 - 5 (from Patterson)

19

## Some examples of exceptions

- Request for I/O
- Arithmetic troubles: overflow or underflow
- Page fault: data not in (physical) memory
- Illegal address, giving a memory protection violation
- Hardware failure

CMSC 411 - 5 (from Patterson)

20

## Classifying exceptions

- Synchronous: **repeatable every time**
  - Example: DIV R2, R2, R0

Asynchronous: **caused by external events like hardware failure and devices external to processor and memory**
- User requested: **user task asks for it (example: breakpoint)**

Coerced: **cannot be predicted by user**
- User maskable: **can be disabled by user task**
  - Example: arithmetic exception

Nonmaskable: **cannot be turned off**

  - Example: hardware failure

## Classifying exceptions (cont.)

- Within instruction: **prevents instruction from completing**  
Between instructions: **no instruction prevented**
- Terminating: **stops the task**  
Resuming: **task can continue**
- Machines that handle exceptions, save the state, and then restart correctly are said to be restartable**

## Categorizing exceptions – Fig. A. 27

| Exception type                   | Synch. vs. asynch. | User request vs. coerce | User maskable vs. not | Within vs. between instructions | Resume vs. terminate |
|----------------------------------|--------------------|-------------------------|-----------------------|---------------------------------|----------------------|
| I/O device request               | Asynch             | Coerced                 | Not                   | Between                         | Resume               |
| Invoke OS                        | Synch              | User req.               | Not                   | Between                         | Resume               |
| Tracing instructions             | Synch              | User req.               | Maskable              | Between                         | Resume               |
| Breakpoint                       | Synch              | User req.               | Maskable              | Between                         | Resume               |
| Integer overflow                 | Synch              | Coerced                 | Maskable              | Within                          | Resume               |
| Floating pt. overflow/ underflow | Synch              | Coerced                 | Maskable              | Within                          | Resume               |

## Categorizing exceptions (cont.)

| Exception type           | Synch. vs. asynch. | User request vs. coerce | User maskable vs. not | Within vs. between instructions | Resume vs. terminate |
|--------------------------|--------------------|-------------------------|-----------------------|---------------------------------|----------------------|
| Page fault               | Synch              | Coerced                 | Not                   | Within                          | Resume               |
| Misaligned memory access | Synch              | Coerced                 | Maskable              | Within                          | Resume               |
| Mem. prot. violation     | Synch              | Coerced                 | Not                   | Within                          | Resume               |
| Undefined instruction    | Synch              | Coerced                 | Not                   | Within                          | Terminate            |
| Hardware malfunction     | Asynch             | Coerced                 | Not                   | Within                          | Terminate            |
| Power failure            | Asynch             | Coerced                 | Not                   | Within                          | Terminate            |

## The most difficult exceptions...

---

- ... are those that occur within EX or MEM stages and need to be handled in a restartable way
- Why difficult? Handling one includes:
  - the next IF gets a "trap instruction"
  - until the trap is taken, turn off all "writes" for the faulting instruction and those that follow it
  - what does the trap do?
    - » The trap transfers control to the exception handling routine in the operating system, which saves the PC of the faulting instruction and handles the fault
  - the task is then resumed, using the saved PC and the MIPS instruction RFE or something like it
- Note: **May need to save several PCs if delayed branches are involved**

## Exceptions (cont.)

---

- Ideally, pipeline can be interrupted so that instructions before the fault complete. Then want to restart execution just after the faulting instruction - precise exception handling
- This is the right way to do it, but sometimes architects/manufacturers take shortcuts