


CMSC 411
Computer Systems Architecture
Lecture 4
MIPS ISA & Basic Pipelining

COMPUTER ARCHITECTURE
VS. INSTRUCTION SET
ARCHITECTURE

CMSC 411 - 1

2

Instruction Set Architecture: Critical Interface



- Properties of a good abstraction
 - Lasts through many generations (portability)
 - Used in many different ways (generality)
 - Provides **convenient** functionality to higher levels
 - Permits an **efficient** implementation at lower levels

CMSC 411 - 1

3

Example: MIPS

r0	0
r1	
...	
r31	
PC	

Programmable storage
2³² x bytes
31 x 32-bit GPRs (R0=0)
32 x 32-bit FP regs (paired DP)
PC

Data types ?
Format ?
Addressing Modes?

Arithmetic logical

Add, AddU, Sub, SubU, And, Or, Xor, SLT, SLTU,
Addl, AddlU, SLTI, SLTIU, Andl, Ori, Xorl,
SLL, SRL, SRA

Memory Access

LB, LBU, LH, LHU, LW,
SB, SH, SW

Control

J, JAL, JR, JALR
BEq, BNE, BLEZ, BGTZ, BLTZ, BGEZ

32-bit instructions on word boundary

CMSC 411 - 1


4

Instruction Set Architecture

“... the attributes of a [computing] system as seen by the programmer, *i.e.* the conceptual structure and functional behavior, as distinct from the organization of the data flows and controls the logic design, and the physical implementation.”

– Amdahl, Blaauw, and Brooks, 1964

- Organization of Programmable Storage
- Data Types & Data Structures: Encodings & Representations
- Instruction Formats
- Instruction (or Operation Code) Set
- Modes of Addressing and Accessing Data Items and Instructions
- Exceptional Conditions



CMSC 411 - 1

5

ISA vs. Computer Architecture

- Old definition of computer architecture = instruction set design
 - Other aspects of computer design called implementation
 - Insinuates implementation is uninteresting or less challenging
- H&P's view is computer architecture >> ISA
- Architect's job much more than instruction set design; technical hurdles today **more** challenging than those in instruction set design
- Since instruction set design not where action is, some conclude computer architecture (using old definition) is not where action is
 - H&P disagree on conclusion
 - Agree that ISA not where action is (ISA in CA:AQA 4/e appendix)

CMSC 411 - 1

6


Comp. Arch. is an Integrated Approach

- What really matters is the functioning of the complete system
 - hardware, runtime system, compiler, operating system, and application
 - In networking, this is called the “End to End argument”
- Computer architecture is not just about transistors, individual instructions, or particular implementations
 - E.g., Original RISC projects replaced complex instructions with a compiler + simple instructions

CMSC 411 - 1

7

Computer Architecture is Design and Analysis



8

MIPS INSTRUCTION SET ARCHITECTURE

CMSC 411 - 1

9

A "Typical" RISC ISA

- 32-bit fixed format instruction (4 formats)
- 32 32-bit GPR (R0 contains zero, DP take pair)
- 3-address, reg-reg arithmetic instruction
- Single address mode for load/store:
 - base + displacement
 - no indirection
- Simple branch conditions
- Delayed branch


see: SPARC, MIPS, HP PA-Risc, DEC Alpha, IBM PowerPC, CDC 6600, CDC 7600, Cray-1, Cray-2, Cray-3

CMSC 411 - 3 (from Patterson)

10


Example: MIPS

Register-Register




$rd \leftarrow rs \text{ OP } rt$

Register-Immediate



$rt \leftarrow rs \text{ OP } \text{immed}$

Jump / Call




CMSC 411 - 3 (from Patterson)

11

5 Steps of MIPS Datapath


Figure A.17, Page A-29




12

5 Steps of MIPS Datapath

Figure A.18, Page A-31




Inst. Set Processor Controller



Visualizing Pipelining

Figure A.2, Page A-8




Pipelining is not quite that easy!

- Limits to pipelining: **Hazards** prevent next instruction from executing during its designated clock cycle
 - **Structural hazards:** HW cannot support this combination of instructions (single person to fold and put clothes away)
 - **Data hazards:** Instruction depends on result of prior instruction still in the pipeline (missing sock)
 - **Control hazards:** Caused by delay between the fetching of instructions and decisions about changes in control flow (branches and jumps).


One Memory Port/Structural Hazards

Figure A.4, Page A-14



One Memory Port/Structural Hazards

(Similar to Figure A.5, Page A-15)



Speed Up Equation for Pipelining

$$CPI_{\text{pipelined}} = \text{Ideal CPI} + \text{Average Stall cycles per Inst}$$

$$\text{Speedup} = \frac{\text{Ideal CPI} \times \text{Pipeline depth}}{\text{Ideal CPI} + \text{Pipeline stall CPI}} \times \frac{\text{Cycle Time}_{\text{unpipelined}}}{\text{Cycle Time}_{\text{pipelined}}}$$

For simple RISC pipeline, ideal CPI = 1:

$$\text{Speedup} = \frac{\text{Pipeline depth}}{1 + \text{Pipeline stall CPI}} \times \frac{\text{Cycle Time}_{\text{unpipelined}}}{\text{Cycle Time}_{\text{pipelined}}}$$

CMSC 411 - 4 (from Patterson)

19

Example: Dual-port vs. Single-port


- Machine A: Dual ported memory (“Harvard Architecture”)
- Machine B: Single ported memory, but its pipelined implementation has a 1.05 times faster clock rate
- Ideal CPI = 1 for both
- Loads are 40% of instructions executed
 - $\text{Speedup}_A = \text{Pipeline Depth} / (1 + 0) \times (\text{clock}_{\text{unpipe}} / \text{clock}_{\text{pipe}})$
 - $= \text{Pipeline Depth}$
 - $\text{Speedup}_B = \text{Pipeline Depth} / (1 + 0.4 \times 1) \times (\text{clock}_{\text{unpipe}} / (\text{clock}_{\text{unpipe}} / 1.05))$
 - $= (\text{Pipeline Depth} / 1.4) \times 1.05$
 - $= 0.75 \times \text{Pipeline Depth}$
 - $\text{Speedup}_A / \text{Speedup}_B = \text{Pipeline Depth} / (0.75 \times \text{Pipeline Depth}) = 1.33$
- Machine A is 1.33 times faster

CMSC 411 - 4 (from Patterson)

20

Data Hazard on R1

Figure A.6, Page A-16



CMSC 411 - 4 (from Patterson)

21

Three Generic Data Hazards

- Read After Write (RAW)**
Instr_j tries to read operand before Instr_i writes it
 - I: add r1, r2, r3
 - J: sub r4, r1, r3
- Caused by a “true / flow dependence” (in compiler nomenclature). This hazard results from an actual need for communication.

CMSC 411 - 4 (from Patterson)

22

Three Generic Data Hazards

- Write After Read (WAR)**
Instr_j writes operand before Instr_i reads it
 - I: sub r4, r1, r3
 - J: add r1, r2, r3
 - K: mul r6, r1, r7
- Called an “anti-dependence” by compiler writers. This results from reuse of the name “r1”.
- Can’t happen in MIPS 5 stage pipeline because:
 - All instructions take 5 stages, and
 - Reads are always in stage 2, and
 - Writes are always in stage 5

CMSC 411 - 4 (from Patterson)

23

Three Generic Data Hazards


- Write After Write (WAW)**
Instr_j writes operand before Instr_i writes it.
 - I: sub r1, r4, r3
 - J: add r1, r2, r3
 - K: mul r6, r1, r7
- Called an “output dependence” by compiler writers. This also results from the reuse of name “r1”.
- Can’t happen in MIPS 5 stage pipeline because:
 - All instructions take 5 stages, and
 - Writes are always in stage 5
- Will see WAR and WAW in more complicated pipes

CMSC 411 - 4 (from Patterson)

24

Forwarding to Avoid Data Hazard

Figure A.7, Page A-18




CMSC 411 - 4 (from Patterson)

25

HW Change for Forwarding

Figure A.23, Page A-37




CMSC 411 - 4 (from Patterson)

26

Forwarding to Avoid LW-SW Data Hazard

Figure A.8, Page A-29




CMSC 411 - 5 (from Patterson)

27

Data Hazard Even with Forwarding

Figure A.9, Page A-20




CMSC 411 - 5 (from Patterson)

28

Data Hazard Even with Forwarding

(Similar to Figure A.10, Page A-21)



CMSC 411 - 5 (from Patterson)

29

Software Scheduling Instead

Try producing fast code for

$a = b + c;$

$d = e - f;$

assuming a, b, c, d, e, and f in memory.

Slow code:

LW Rb,b

LW Rc,c

ADD Ra,Rb,Rc

SW a,Ra

LW Re,e

LW Rf,f

SUB Rd,Re,Rf

SW d,Rd

Fast code:

LW Rb,b

LW Rc,c

LW Re,e

ADD Ra,Rb,Rc

LW Rf,f

SW a,Ra

SUB Rd,Re,Rf

SW d,Rd

Compiler optimizes for performance. Hardware checks for safety.

CMSC 411 - 5 (from Patterson)

30