

CMSC 411

Computer Systems Architecture

Lecture 8

Instruction Level Parallelism 2

(Loop Unrolling)

Outline

- ILP
- Compiler techniques to increase ILP
- Loop Unrolling
- Static Branch Prediction
- Dynamic Branch Prediction
- Overcoming Data Hazards with Dynamic Scheduling
- Tomasulo Algorithm
- Conclusion

CMSC 411 - 7 (from Patterson)

2

Software Techniques - Example

- This code, add a scalar to a vector:

```
for (i=1000; i>0; i=i-1)
    x[i] = x[i] + s;
```
- Assume following latencies for all examples
 – Ignore delayed branch in these examples

Instruction producing result	Instruction using result	Latency in cycles	stalls between in cycles
FP ALU op	Another FP ALU op	4	3
FP ALU op	Store double	3	2
Load double	FP ALU op	1	1
Load double	Store double	1	0
Integer op	Integer op	1	0

CMSC 411 - 8 (from Patterson)

3

FP Loop: Where are the Hazards?

- First translate into MIPS code:
 -To simplify, assume 8 is lowest address

```
for (i=1000; i>0; i=i-1)
    x[i] = x[i] + s;
```

```
Loop:  L.D    F0,0(R1) ;F0=vector element
        ADD.D  F4,F0,F2 ;add scalar from F2
        S.D    0(R1),F4 ;store result
        DADDUI R1,R1,-8 ;decrement pointer 8B (DW)
        BNEZ   R1,Loop ;branch R1!=zero
```

CMSC 411 - 8 (from Patterson)

4

FP Loop Showing Stalls

```
for (i=1000; i>0; i=i-1)
    x[i] = x[i] + s;
```

```
1 Loop:  L.D    F0,0(R1) ;F0=vector element
2          stall
3          ADD.D  F4,F0,F2 ;add scalar in F2  plus branch delay!
4          stall
5          stall
6          S.D    0(R1),F4 ;store result
7          DADDUI R1,R1,-8 ;decrement pointer 8B (DW)
8          stall ;assumes can't forward to branch
9          BNEZ   R1,Loop ;branch R1!=zero
```

Instruction producing result	Instruction using result	Latency in clock cycles
FP ALU op	Another FP ALU op	3
FP ALU op	Store double	2
Load double	FP ALU op	1

- 9 clock cycles: Rewrite code to minimize stalls?

CMSC 411 - 8 (from Patterson)

5

Revised FP Loop Minimizing Stalls

```
1 Loop:  L.D    F0,0(R1)
2          DADDUI R1,R1,-8
3          ADD.D  F4,F0,F2
4          stall
5          stall
6          S.D    8(R1),F4;altered offset when move DADDUI
7          BNEZ   R1,Loop
```

Swap DADDUI and S.D by changing address of S.D

Instruction producing result	Instruction using result	Latency in clock cycles
FP ALU op	Another FP ALU op	3
FP ALU op	Store double	2
Load double	FP ALU op	1

7 clock cycles, but just 3 for execution (L.D, ADD.D,S.D), 4 for loop overhead; How make faster?

CMSC 411 - 8 (from Patterson)

6

Unroll Loop Four Times (straightforward way)

```

1 Loop: L.D    F0, 0(R1)
2      ADD.D   F4, F0, F2
3      S.D     0(R1), F4      ;drop DADDUI & BNEZ
4      L.D     F6, -8(R1)
5      ADD.D   F8, F6, F2
6      S.D     -8(R1), F8     ;drop DADDUI & BNEZ
7      L.D     F10, -16(R1)
8      ADD.D   F12, F10, F2
9      S.D     -16(R1), F12   ;drop DADDUI & BNEZ
10     L.D     F14, -24(R1)
11     ADD.D   F16, F14, F2
12     S.D     -24(R1), F16
13     DADDUI  R1, R1, #-32    ;alter to 4*8
14     BNEZ    R1, LOOP

```

1 cycle stall
2 cycles stall

Rewrite loop to minimize stalls?

27 clock cycles, or 6.75 per iteration
(Assumes R1 is multiple of 4)

CMSC 411 - 8 (Open Patterns)

7

CMSC 411 - 8 (Open Patterns)

8

Unrolled Loop Detail

- Do not usually know upper bound of loop
- Suppose it is n , and we would like to unroll the loop to make k copies of the body
- Instead of a single unrolled loop, we generate a pair of consecutive loops:
 - 1st executes $(n \bmod k)$ times and has a body that is the original loop
 - 2nd is the unrolled body surrounded by an outer loop that iterates (n/k) times
- For large values of n , most of the execution time will be spent in the unrolled loop

Unrolled Loop That Minimizes Stalls

```

1 Loop: L.D    F0, 0(R1)
2      L.D     F6, -8(R1)
3      L.D     F10, -16(R1)
4      L.D     F14, -24(R1)
5      ADD.D   F4, F0, F2
6      ADD.D   F8, F6, F2
7      ADD.D   F12, F10, F2
8      ADD.D   F16, F14, F2
9      S.D     0(R1), F4
10     S.D     -8(R1), F8
11     S.D     -16(R1), F12
12     DADDUI  R1, R1, #-32
13     S.D     8(R1), F16 ; 8-32 = -24
14     BNEZ    R1, LOOP

```

14 clock cycles, or 3.5 per iteration

CMSC 411 - 8 (Open Patterns)

9

CMSC 411 - 8 (Open Patterns)

10

5 Loop Unrolling Decisions

- Requires understanding how one instruction depends on another and how the instructions can be changed or reordered given the dependences:
 - Determine loop unrolling useful by finding that loop iterations were independent (except for maintenance code)
 - Use different registers to avoid unnecessary constraints forced by using same registers for different computations

5 Loop Unrolling Decisions (cont.)

- Eliminate the extra test and branch instructions and adjust the loop termination and iteration code
- Determine that loads and stores in unrolled loop can be interchanged by observing that loads and stores from different iterations are independent
 - Transformation requires analyzing memory addresses and finding that they do not refer to the same address
- Schedule the code, preserving any dependences needed to yield the same result as the original code

CMSC 411 - 8 (Open Patterns)

11

CMSC 411 - 8 (Open Patterns)

12

3 Limits to Loop Unrolling

- Decrease in amount of overhead amortized with each extra unrolling
 - Amdahl's Law
 - Growth in code size
 - For larger loops, concern it increases the instruction cache miss rate
 - Register pressure: potential shortfall in registers created by aggressive unrolling and scheduling
 - If not be possible to allocate all live values to registers, may lose some or all of its advantage
- Loop unrolling reduces impact of branches on pipeline; another way is branch prediction