



Block Replacement



Write-back State Machine-III



Example

step	P1 State	P1 Addr	P1 Value	P2 State	P2 Addr	P2 Value	Bus Action	Proc.	Addr	Value	Memory Addr	Value
P1 Write 10 to A1											A1	0
P1: Read A1												
P2: Read A1												
P2: Write 20 to A1												
P2: Write 40 to A2												

Assumes A1 and A2 map to same cache block, initial cache state is invalid

CMSC 411 - 22 (quote from Patterson, Sussman, others)

9

Example

step	P1 State	P1 Addr	P1 Value	P2 State	P2 Addr	P2 Value	Bus Action	Proc.	Addr	Value	Memory Addr	Value
P1 Write 10 to A1											A1	0
P1: Read A1												
P2: Read A1												
P2: Write 20 to A1												
P2: Write 40 to A2												

Assumes A1 and A2 map to same cache block

CMSC 411 - 22 (quote from Patterson, Sussman, others)

10

Example

step	P1 State	P1 Addr	P1 Value	P2 State	P2 Addr	P2 Value	Bus Action	Proc.	Addr	Value	Memory Addr	Value
P1 Write 10 to A1											A1	0
P1: Read A1												
P2: Read A1												
P2: Write 20 to A1												
P2: Write 40 to A2												

Assumes A1 and A2 map to same cache block

CMSC 411 - 22 (quote from Patterson, Sussman, others)

11

Example

step	P1 State	P1 Addr	P1 Value	P2 State	P2 Addr	P2 Value	Bus Action	Proc.	Addr	Value	Memory Addr	Value
P1 Write 10 to A1											A1	0
P1: Read A1												
P2: Read A1												
P2: Write 20 to A1												
P2: Write 40 to A2												

Assumes A1 and A2 map to same cache block

CMSC 411 - 22 (quote from Patterson, Sussman, others)

12

Example

step	P1 State	P1 Addr	P1 Value	P2 State	P2 Addr	P2 Value	Bus Action	Proc	Addr	Value	Memory Addr	Value
P1: Write 10 to A1	Excl.	A1	10				WrMs	P1	A1		A1	0
P1: Read A1	Excl.	A1	10								A1	0
P2: Read A1				Shar.	A1		RdMs	P2	A1		A1	0
							WrBk	P1	A1	10	A1	10
				Shar.	A1	10	RdDa	P2	A1	10	A1	10
P2: Write 20 to A1	Inv.			Excl.	A1	20	WrMs	P2	A1		A1	10
P2: Write 40 to A2												

Assumes A1 and A2 map to same cache block

CMSC 411 - 22 (quote from Patterson, Sussman, others)

13

Example

step	P1 State	P1 Addr	P1 Value	P2 State	P2 Addr	P2 Value	Bus Action	Proc	Addr	Value	Memory Addr	Value
P1: Write 10 to A1	Excl.	A1	10				WrMs	P1	A1		A1	0
P1: Read A1	Excl.	A1	10								A1	0
P2: Read A1				Shar.	A1		RdMs	P2	A1		A1	0
							WrBk	P1	A1	10	A1	10
				Shar.	A1	10	RdDa	P2	A1	10	A1	10
P2: Write 20 to A1	Inv.			Excl.	A1	20	WrMs	P2	A1		A1	10
P2: Write 40 to A2							WrBk	P2	A2	20	A1	20
				Excl.	A2	40	WrMs	P2	A2		A1	20

Assumes A1 and A2 map to same cache block, but A1 != A2


CMSC 411 - 22 (quote from Patterson, Sussman, others)

14


Write-back Invalidate Example

- Architecture
 - Simple bus-based symmetric multiprocessor
 - Each processor has a single private cache
 - Each cache is direct mapped
 - addresses A1 & A2 are mapped to block B0
 - Coherence maintained with snooping
 - Write-back


Write-Back Example: Time 0




Write-Back Example: Time 1




Write-Back Example: Time 2




Write-Back Example: Time 3a




Write-Back Example: Time 3b




Write-Back Example: Time 3c




Write-Back Example: Time 4a



Write-Back Example: Time 4b



Write-Back Example: Time 5a



Write-Back Example: Time 5b

