

Measuring Memory Hierarchy Effects by Region

Bryan Buck


Jeffrey K. Hollingsworth



© Copyright 1998, Jeffrey K. Hollingsworth, All Rights Reserved.

Measuring Cache Effects by Region

- Simple base/bound register
 - Duplicate cache related performance counters
 - Each counter set collects info in own base/bounds
 - Difficult to convince chip makers to include




How to Measure

- Use a software cache simulator
 - Instrument applications to keep statistics
 - We've experimented with this using ATOM
- Use cache miss counters with location info
 - Keep track of regions in software (MIPS R10000)
- Wait for processors with region counters
 - MIPS R12000 (no OS support yet)
 - Intel Merced

Memory Hotspot Search

- Goal: identify region causing most misses
- Use n -way search
 - Start with all memory split n ways and narrow down
 - Sample counters at regular intervals and readjust
 - Question: how does n affect the results?



- Tested on SPEC95 benchmark applications

Search Results


application	variable	% of misses	2-way	10-way
tomcatv	RX	23.59		x
	RY	23.57		x
	DD	9.71	x	
	D	9.60	x	
swim	H	7.72		
	UOLD	7.70		x
	VOLD	7.70		x
	UNEW	7.69	x	
	PNEW	7.69		x
	POLD	7.69		x
	P	7.64	x	

Search Results Continued

application	variable	% of misses	2-way	10-way
su2cor	U	43.35		
	W1	11.47	x	x
	B	9.82		x
	W2	9.04		x
mgrid	U	41.76		
	R	40.88	x	x
applu	B	21.23		
	A	21.22	x	
	C	21.22		x
compress	htab	66.49		x
	codetab	25.81	x	
ijpeg	jpeg_com...	3.92	x	x

Arrays Crossing Search Boundaries


- An array may span two or more regions
 - Not enough misses in single region for detection
 - This is the problem with su2cor



Search Time



Misses vs. Time: Applu



Results of Early Experiments

- Region miss information is useful
 - Automatic search can efficiently find arrays
- Phases are a problem
- More counters are more useful
 - 10-way search gets better results than 2-way
 - More counters doesn't mean faster solution
- Cost of software instrumentation is high
 - Due to executing cache simulator every load/store
 - Much less instrumentation needed with hardware

Future Work

- Port search to Dyninst API
- Use hardware counters
 - MIPS R10000
- More sophisticated algorithms
 - Deal with phases
 - Better handling of dynamically allocated memory
 - Rearrange allocation for measurement

Misses vs. Time: Compress

— codetab — comp_text_buffer — orig_text_buffer — htab

