


09/23/2013

For each wire in the circuit, associate a pair of keys:



Label of key  $k_i^b$  is  $b \oplus \pi_i$ ;

Garbled table:

0	0	$\text{Enc}_{k_1^{\pi_1}}(\text{Enc}_{k_2^{\pi_2}}(b_3 \oplus \pi_3, k_3^{b_3 \oplus \pi_3}))$
0	1	$\vdots$
1	0	$\vdots$
1	1	$\vdots$

where  $b_3 = G(\pi_1, \pi_2)$

Optimization:


Free-XOR technique (KS '08)

1) pick global random value  $R$

for every wire:

choose  $k_i^0$  uniform

$$k_i^1 = k_i^0 \oplus R$$




Now evaluator can compare:

$$\begin{aligned}
 K_3^0 &= K_1^{j_1} \oplus K_2^{j_2} \\
 &= (K_1^0 \oplus j_1 \cdot R) \oplus (K_2^0 \oplus j_2 \cdot R) \\
 &= K_1^0 \oplus K_2^0 \oplus (j_1 \oplus j_2) \cdot R \\
 &= K_3^{j_1 \oplus j_2}
 \end{aligned}$$

[PSSW '04] - Rejection circuits to minimize  
non-XOR gates


- prove security in random oracle (RO) model
- or more complicated assumption

## Garbled-row reduction (GRR)



- This technique will cut down computations by 25%.

### Further optimization:



gate identifier

$$K_{b_1, b_2} = H(k_1^{b_1}, k_2^{b_2}, G_{id}) = F_{k_1^{b_1}}(G_{id}) \oplus F_{k_2^{b_2}}(G_{id})$$

get values  $(a, K_a)$   
 $(b, K_b)$   
 $(c, K_c)$

should allow evaluator to recover one key.  
 $(d, K_d)$

should allow recovery of the other key

Let  $P$  be degree-2 polynomial interpolating  $(a, K_a), (b, K_b), (c, K_c)$  define corresponding key on output wire as  $P(0)$  include  $P(s), P(G)$  in garbled table.

Let  $Q$  be degree-2 poly interpolating  $(s, P(s)), (G, P(G))$  and  $(d, K_d)$  define corresponding output-wire key to be  $Q(0)$

$$1) \text{Enc}_{k_1}(\text{Enc}_{k_2}(k_3))$$

$$2) H(k_1 \| k_2) \text{GID} \oplus k_3$$

$$3) F_{k_1}(\text{GID} \| 00) \oplus F_{k_2}(\text{GID} \| 00) \oplus k_3$$

Bellare et al. '13

- use AES with hardcoded key  $k$
- model  $\text{AES}_k(\cdot)$  as an ideal permutation

$$\text{AES}_k(s) \oplus s \oplus k_3$$

$$\text{where } s = 2k_1 \oplus 4k_2 \oplus \text{GID}$$

$\Rightarrow$  23 cycles / gate for evaluation

56 cycles / gate for garbling

0.32 ns / cycle

(several orders of magnitude better)