#### load and store architecture

MIPS: can access memory only to transfer data to or from registers CISC: may allow, for example, add to memory location, store in register load: copy the data from memory into a register. store: copy the data from a register to memory.

lw	<pre>\$rt, offset(\$rs)</pre>	Load word from memory location to register
sw	<pre>\$rt, offset(\$rs)</pre>	Store word from register to memory location

Offset is a 16-bit 2C value (immediate); all are I-type semantics of 1w

Addr <--  $R[s] + (IR_{15})^{16} :: IR_{15-0}$ 

```
R[t] < -- M_4[Addr]
```

compute address

- add the contents of register s (base) to the sign-extended offset

- offset is immediate

- non-aligned address: hardware exception

get data

- copy 4 bytes located at memory address starting at Addr to register t.

- CPU fetches the four bytes based on the endianness of the machine sw similar to 1w but the 4 byte quantity is copied from the register to memory.

 $M_4$  [ Addr ] <-- R[t] stored in the endianness of the machine

#### Byte operations

\$rt,	offset(\$rs)	Load sign-extended byte
		from memory location to register
\$rt,	offset(\$rs)	Load zero-extended (unsigned) byte
		from memory location to register
\$rt,	offset(\$rs)	Store the least significant byte of a
		register to memory location
	\$rt,	<pre>\$rt, offset(\$rs) \$rt, offset(\$rs) \$rt, offset(\$rs)</pre>

What about sbu?

For 1b, the address is computed the same way as 1w,

but the address does not have to be word aligned.

Addr <--  $R[s] + (IR_{15})^{16}$ ::  $IR_{15-0}$ 

 $R[t] <-- (M_1[Addr]_7)^{24}::M_1[Addr]$ 

Since the value is interpreted as 2C, the fetched byte is sign-extended to 32 bits. 1bu is just like 1b except the byte is zero-extended in the register sb is similar to sw:

```
M<sub>1</sub>[ Addr ] <-- R[t]<sub>7-0</sub>
```

The least significant byte of register t is copied to the address in memory. Do we really need to have separate instructions to load, store bytes?

#### machine code

lw \$rt, offset(\$rs)

100101	01000	01001	00000	00000	100000
<b>b</b> <sub>31-26</sub>	<b>b</b> <sub>25-21</sub>	<b>b</b> <sub>20-16</sub>	<b>b</b> <sub>15-0</sub>		
opcode	\$rs	\$rt	immedia	ate	
opcodes: 100 xxx (load) 101 xxx (store)		(load)			
\$rs:	base address				
\$rt:	target register				
immediate: offset					

#### Halfword operations (short int)

short int is usually 16 bits

lh	<pre>\$rt, offset(\$rs)</pre>	Load halfword from memory location to register
		Data is sign-extended in register
lhu	<pre>\$rt, offset(\$rs)</pre>	Data is zero-extended in register
sh	<pre>\$rt, offset(\$rs)</pre>	Store halfword from register to memory location

Loading constant

lui \$rt, immed

Semantics:

 $R[t] = IR_{15-0} 0^{16}$ 

load the lower halfword of immed into upper halfword of \$rt lower bits of \$rt are set to 0 \$rs is ignored

## Data transfer: summary

		R-type	l-type
Load	Word		lw
	Halfword		lh
	Halfword unsigned		lhu
	Byte		lb
	Byte unsigned		lbu
	Constant		lui
Store	Word		SW
	Halfword		sh
	Byte		sb

# **Instruction Types**

ArithmeticImage: Compare the second seco



Jump

This document was created with Win2PDF available at <a href="http://www.daneprairie.com">http://www.daneprairie.com</a>. The unregistered version of Win2PDF is for evaluation or non-commercial use only.