CS:APP Chapter 4 Computer Architecture Instruction Set Architecture

Randal E. Bryant

Carnegie Mellon University

http://csapp.cs.cmu.edu

CS:APP

Instruction Set Architecture

Assembly Language View

- Processor state
 - Registers, memory, ...
- Instructions
 - addl, movl, leal, ...
 - How instructions are encoded as bytes

Layer of Abstraction

- Above: how to program machine
 - Processor executes instructions in a sequence
- Below: what needs to be built
 - Use variety of tricks to make it run fast
 - E.g., execute multiple
 - instructions simultaneously

Application Program							
Compiler	OS						
IS	4						
CP Des	rU ign						
Circuit Design							
Ch Lay	ip out						

CS:APP

Y86 Processor State



- Program Registers
 - Same 8 as with IA32. Each 32 bits
- Condition Codes
 - Single-bit flags set by arithmetic or logical instructions
 - » OF: Overflow ZF: Zero SF:Negative
- Program Counter
 - Indicates address of instruction
- Memory
 - Byte-addressable storage array
 - Words stored in little-endian byte order

Y86 Instructions

Format

-2-

- 1--6 bytes of information read from memory
 - Can determine instruction length from first byte
 - Not as many instruction types, and simpler encoding than with IA32
- Each accesses and modifies some part(s) of the program state

Encoding Registers

Each register has 4-bit ID

%eax	0	%esi	6
%ecx	1	%edi	7
%edx	2	%esp	4
%ebx	3	%ebp	5

Same encoding as in IA32

Register ID 8 indicates "no register"

• Will use this in our hardware design in multiple places

Instruction Example

Addition Instruction



- Add value in register rA to that in register rB
 - Store result in register rB
 - Note that Y86 only allows addition to be applied to register data
- Set condition codes based on result
- e.g., addl %eax, %esi Encoding: 60 06
- Two-byte encoding
 - First indicates instruction type
 - Second gives source and destination registers

CS:APP

Arithmetic and Logical Operations



- Refer to generically as "OP1"
- Encodings differ only by "function code"
 - Low-order 4 bytes in first instruction word
- Set condition codes as side effect

Move Operations



-6-

CS:APP

- 5 -

Move Instruction Examples

IA32	Y86	Encoding
movl \$0xabcd, %edx	<pre>irmovl \$0xabcd, %edx</pre>	30 82 cd ab 00 00
movl %esp, %ebx	rrmovl %esp, %ebx	20 43
movl -12(%ebp),%ecx	<pre>mrmovl -12(%ebp),%ecx</pre>	50 15 f4 ff ff ff
<pre>movl %esi,0x41c(%esp)</pre>	<pre>rmmovl %esi,0x41c(%esp)</pre>	40 64 1c 04 00 00

<pre>movl \$0xabcd, (%eax)</pre>	-
<pre>movl %eax, 12(%eax,%edx)</pre>	-
<pre>movl (%ebp,%eax,4),%ecx</pre>	-

Jump Instructions

Jump Unconditionally

jmp Dest	7 0	Dest
Jump When I	Less or Equal	
jle Dest	7 1	Dest
Jump When I	Less	
j1 Dest	7 2	Dest
Jump When I	Equal	
je Dest	7 3	Dest
Jump When I	Not Equal	
jne Dest	7 4	Dest
Jump When	Greater or Equal	
jge Dest	7 5	Dest
Jump When	Greater	
jg Des t	7 6	Dest

- Refer to generically as "jxx"
- Encodings differ only by "function code"
- Based on values of condition codes
- Same as IA32 counterparts
- Encode full destination address
 - Unlike PC-relative addressing seen in IA32

CS:APP

-9-

CS:APP

Y86 Program Stack



- Region of memory holding program data
- Used in Y86 (and IA32) for supporting procedure calls
- Stack top indicated by %esp
 Address of top stack element
- Stack grows toward lower addresses
 - Top element is at highest address in the stack
 - When pushing, must first decrement stack pointer
 - When popping, increment stack pointer

Stack Operations

- pushl rA a 0 rA 8
- Decrement %esp by 4
- Store word from rA to memory at %esp
- Like IA32

poplrA b 0 rA 8

- Read word from memory at %esp
- Save in rA
- Increment %esp by 4
- Like IA32

- 10 -

Subroutine Call and Return



Miscellaneous Instructions



- IA32 has comparable instruction, but can't execute it in user mode
- We will use it to stop the simulator

Writing Y86 Code

Try to Use C Compiler as Much as Possible

- Write code in C
- Compile for IA32 with gcc -S
- Transliterate into Y86

Coding Example

Find number of elements in null-terminated list int len1(int a[]);



Y86 Code Generation Example

First Try

- 14 -

Write typical array code

/* Find number of elements in null-terminated list */ int len1(int a[]) { int len; for (len = 0; a[len]; len++) ; return len;

Compile with gcc -02 -S

Problem

- Hard to do array indexing on Y86
 - Since don't have scaled addressing modes

L18:

- incl %eax
- cmpl \$0,(%edx,%eax,4)
 jne L18

- 13 -

CS:APP

CS:APP



Y86 Code Generation Example #4

IA32 Code	Y86 Code
Loop + Finish	Loop + Finish
L24:	L24:
<pre>movl (%edx),%eax</pre>	<pre>mrmovl (%edx),%eax # Get *a</pre>
incl %ecx	irmovl \$1,%esi
	addl %esi,%ecx # len++
L26:	L26: # Entry:
addl \$4,%edx	irmovl \$4,%esi
	addl %esi,%edx
testl %eax,%eax	andl %eax,%eax
jne L24	jne L24 # NoLoop
movl %ebp,%esp	rrmovl %ebp,%esp # Pop
movl %ecx,%eax	rrmovl %ecx,%eax # Rtn len
popl %ebp	popl %ebp
ret	ret

Y86 Program Structure

irmovl Stack,%esp	# Set up stack	
<pre>rrmovl %esp,%ebp</pre>	<pre># Set up frame</pre>	Program starts
irmovl List,%edx		address 0
pushl %edx	<pre># Push argument</pre>	= Must set up sta
call len2	# Call Function	
halt	# Halt	• Make sure do
.align 4		overwrite coo
List:	# List of elements	Must initialize of the second seco
.long 5043		Can use symbol
.long 6125		
.long 7395		names
.long 0		
# Function		
len2:		
· · ·		
# 21100000 00000 600	ataak	
m Allocate space for	SLACK	
Stack.		
BLACK.		CS:AP

- at
- ick on't de!
- data
- olic

Assembling Y86 Program

unix> yas eg.ys

- Generates "object code" file eg.yo
 - Actually looks like disassembler output

0x000:	308400010000	Т	irmovl Stack,%esp	#	Set up stack
0x006:	2045	L	rrmovl %esp,%ebp	#	Set up frame
0x008:	308218000000	I.	irmovl List,%edx		
0x00e:	a028	L	pushl %edx	#	Push argument
0x010 :	8028000000	I.	call len2	#	Call Function
0x015 :	10	L	halt	#	Halt
0x018 :		I.	.align 4		
0x018 :		L	List:	#	List of elements
0x018:	b3130000	I.	.long 5043		
0x01c:	ed170000	L	.long 6125		
0x020:	e31c0000	L	.long 7395		
0x024:	0000000	L	.long 0		

- 21 -

CS:APP

Simulating Y86 Program

unix> yis eg.yo

- Instruction set simulator
 - Computes effect of each instruction on processor state
 - Prints changes in state from original

Stopped : Changes	in to	41 rec	steps gisters	at s:	PC	= 0ж	16.	Excep	otion	'HLT'	, cc	z=1	S=0	O=0
%eax:					0x	0000	00000	0	x0000	0003				
%ecx:					0x	0000	00000	0	x0000	0003				
%edx:					0x	0000	00000	0	x0000	0028				
%esp:					0x	0000	00000	0	x0000	00fc				
%ebp:					0x	0000	00000	0	x0000	0100				
%esi:					0x	0000	00000	0	x0000	0004				
Changes	to	men	nory:											
0x00f4:					0x	0000	00000	0	x0000	0100				
0x00f8:					0x	0000	00000	0	x0000	0015				
0x00fc:					0x	0000	00000	0	x0000	0018				

- 22 -

CS:APP

CISC Instruction Sets

- Complex Instruction Set Computer
- Dominant style through mid-80's

Stack-oriented instruction set

- Use stack to pass arguments, save program counter
- Explicit push and pop instructions

Arithmetic instructions can access memory

- addl %eax, 12(%ebx,%ecx,4)
 - requires memory read and write
 - Complex address calculation

Condition codes

Set as side effect of arithmetic and logical instructions

Philosophy

- Add instructions to perform "typical" programming tasks
- 23 -

CS:APP

RISC Instruction Sets

- Reduced Instruction Set Computer
- Internal project at IBM, later popularized by Hennessy (Stanford) and Patterson (Berkeley)

Fewer, simpler instructions

- Might take more to get given task done
- Can execute them with small and fast hardware

Register-oriented instruction set

- Many more (typically 32) registers
- Use for arguments, return pointer, temporaries

Only load and store instructions can access memory

Similar to Y86 mrmovl and rmmovl

No Condition codes

Test instructions return 0/1 in register

MIPS Registers



- 25 -

CS:APP

CISC vs. RISC

Original Debate

- Strong opinions!
- CISC proponents---easy for compiler, fewer code bytes
- RISC proponents---better for optimizing compilers, can make run fast with simple chip design

Current Status

- For desktop processors, choice of ISA not a technical issue
 - With enough hardware, can make anything run fast
 - Code compatibility more important
- For embedded processors, RISC makes sense
 - Smaller, cheaper, less power

MIPS Instruction Examples

R-R									
Op	Ra	Rb	Rd	00000	Fn				
addu \$3,\$2,\$1									
Op	Ra	Rb		Immediat	e				
addu \$3,	\$2+3145								
sll \$3,\$	\$2,2	# Sh	ift left:	\$3 = \$2	<< 2				
Branch			-						
Op	Ra	Rb		Offset					
beq \$3,	\$2,dest	# B1	anch whe	n \$3 = \$	2				
Load/Store									
Op	Ra	Rb		Offset					
lw \$3,16(\$2) # Load Word: \$3 = M[\$2+16]									
sw \$3,1	6(\$2)	# St	core Word	: M[\$2+1	6] = \$3				

Summary

Y86 Instruction Set Architecture

- Similar state and instructions as IA32
- Simpler encodings
- Somewhere between CISC and RISC

How Important is ISA Design?

- Less now than before
 - With enough hardware, can make almost anything go fast
- Intel is moving away from IA32
 - Does not allow enough parallel execution
 - Introduced IA64
 - » 64-bit word sizes (overcome address space limitations)
 - » Radically different style of instruction set with explicit parallelism
 - » Requires sophisticated compilers

- 28 -