Administrivia

- HW #3 due today
  - questions
- Quiz 2 Tuesday, Oct. 12
  - on Unit 3, basic pipelining
  - practice quiz posted, answers posted later today
  - questions?
- Read Chapter 5
  - except 5.11-5.15
Last time

- Long instructions
  - can cause structural hazards, and WAW hazards – why?
  - detect hazards early, to allow precise exceptions
    * in ID pipeline stage, and delay EX cycle if problem detected
    * can delay WB, use history or future file, let OS deal with it, to enable precise exceptions
- MIPS R4000 pipeline design
  - 8 stage pipeline – superpipelining
  - extra stages come from multi-cycle cache accesses
  - 2 cycle load delay and 3 cycle branch delay (1 delay slot, 2 cycle stall for taken branches)
  - complex FP pipeline – 8 stages used in different combinations for different operations

Cache Memory
Issues to consider

- How big should the fastest memory (cache memory) be?
- How do we decide what to put in cache memory?
- If the cache is full, how do we decide what to remove?
- How do we find something in cache?
- How do we handle writes?

First, there is main memory

- Jargon:
  - frame address – which page?
  - block number – which cache block?
  - contents – the data
Then add a cache

• Jargon: Each address of a memory location is partitioned into
  – block address
    • tag
    • index
  – block offset

Fig. 5.5

© 2003 Elsevier Science (USA). All rights reserved.
CMSC 411 - Alan Sussman

How does cache memory work?

• The following slides discuss:
  – what cache memory is
  – three organizations for cache memory
    • direct mapped.
    • set associative
    • fully associative
  – how the bookkeeping is done

• Important note: All addresses shown are in octal. Addresses in the book are usually decimal.
What is cache memory?
Main memory first

Main memory is divided into (cache) blocks. Each block contains many words (16-64 common now).

Blocks are grouped into frames (pages), 3 frames in this picture.
Main memory (cont.)

Blocks are addressed by their frame number, and their block number within the frame.

Cache memory

Cache has many, MANY fewer blocks than main memory, each with

- a **block number**, \[0, 1, 2, 3, 4, 5, 6, 7\]
- a **memory address**, \[10, 21, 42, 53, 74, 25, 16, 77\]
- data,
- a **valid** bit, \[0, 0, 0, 0, 0, 0, 0, 0\]
- a **dirty** bit, \[0, 0, 0, 0, 0, 0, 0, 0\]
Initially, all the valid bits set to zero.

Suppose want to load block 14 (octal) from memory into cache.

Three ways to organize cache
- direct mapped
- set associative
- fully associative
In **direct mapped cache**, block 14 can only be put in the cache block with address 4.

So the cache will no longer hold the block with memory address 74.

After the load, the contents look like this.
In **set associative cache**, each memory block can be put in any of a set of possible blocks in cache.

For example, if divide cache into 4 sets, block 14 can be put in any block in Set 0 (since last two bits of 14 octal are zero).

So after loading the block, cache memory might look like this.
Note that the last two bits of the memory block’s address always match the set number, so do not need to be stored. This part of the address is called the **index**. The higher order bits are stored, and are called the **tag**. In these pictures, both index and tag shown.

<table>
<thead>
<tr>
<th>Set 0</th>
<th>Set 1</th>
<th>Set 2</th>
<th>Set 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
</tr>
<tr>
<td>14</td>
<td>24</td>
<td>41</td>
<td>55</td>
</tr>
<tr>
<td>72</td>
<td>26</td>
<td>13</td>
<td>77</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

**Set associative cache replacement**

- Which entry in the set to replace?
- Three common choices:
  - Replace an eligible *random* block
  - Replace the least recently used (LRU) block
    - can be hard to keep track of, so often only approximated
  - Replace the oldest eligible block (First In, First Out, or FIFO)
## Data cache replacement – Fig. 5.6

SPEC2000, in misses per 1000 instructions

<table>
<thead>
<tr>
<th>Size</th>
<th>Two-way LRU</th>
<th>Random</th>
<th>FIFO</th>
<th>Four-way LRU</th>
<th>Random</th>
<th>FIFO</th>
<th>Eight-Way LRU</th>
<th>Random</th>
<th>FIFO</th>
</tr>
</thead>
<tbody>
<tr>
<td>16KB</td>
<td>114.1</td>
<td>117.3</td>
<td>115.5</td>
<td>111.7</td>
<td>115.1</td>
<td>113.3</td>
<td>109.0</td>
<td>111.8</td>
<td>110.4</td>
</tr>
<tr>
<td>64KB</td>
<td>103.4</td>
<td>104.3</td>
<td>103.9</td>
<td>102.4</td>
<td>102.3</td>
<td>103.1</td>
<td>99.7</td>
<td>100.5</td>
<td>100.3</td>
</tr>
<tr>
<td>256KB</td>
<td>92.2</td>
<td>92.1</td>
<td>92.5</td>
<td>92.1</td>
<td>92.5</td>
<td></td>
<td>92.1</td>
<td>92.1</td>
<td>92.5</td>
</tr>
</tbody>
</table>
Administrivia

• Quiz 2 today
  – questions?
• HW for Unit 5 out soon

Last time

• Main memory
  – frame address – page number
  – block number – cache block within page
  – contents – the data
• Cache memory
  – block address
    • tag – high order bits for matching
    • index – which set, for set associative caches
  – block offset – which byte within the block
  – contains way fewer blocks than main memory
  – for each cache block – block number, memory address
    of block it contains, data, valid bit, dirty bit
Last time (cont.)

- Direct mapped cache
  - each memory block can only go into 1 cache block – use low order bits of block address
- Set associative cache
  - multiple places for a memory block to go – the degree of set associativity is how many
  - don’t need to store the index (the set number), since its known from the cache block number – rest of block address is the tag
  - replacement policy determines which block to replace when new one is loaded (e.g., random, LRU, FIFO)

Fully associative cache

In fully associative cache, memory blocks may be stored anywhere.

So block 14 might be put in the first available block -- one with valid = 0.
Fully associative cache (cont.)

With this result.

Managing cache

Use direct mapped cache as an example.

After first read operation, cache memory looked like this.
Managing cache (cont.)

If all other memory references involved block 14, no other blocks would need to be fetched from memory.

But suppose eventually need to fetch blocks 10, 31 and 66.

Need to fetch all three, because don’t have valid versions of them.

The result looks like this.

Now suppose write to block 66.
The block is valid in cache, so don’t need to fetch.

But the write operation sets the dirty bit for that block.

The write operation sets the dirty bit for that block.

That means that the cached block is different from the memory block, so must eventually be written back.
Managing cache (cont.)

Now suppose need to **read** from a block not in cache.

If it is block 41, then must overwrite block 31.

Write-through cache

In **write-through** caches, every **write** causes an **immediate** change both to cache and to main memory.

So the **read** just involves fetching the block.
In **write-back** caches, every **write** causes a change only to cache.

So the **read** involves writing block 31 back to memory if its **dirty** bit is set, then fetching block 41.

---

**Reads easy, writes are not**

- Most memory access is read, not write, because read both data and instructions but write only data
- If the data requested is not in cache, call that a **cache miss**
- It’s easy to make most reads from cache fast: just pull the data into a register as soon as it is accessed, while checking whether the address matches the tag. If not, that is a cache miss, so load a block from main memory to cache.
- Can’t do this with write:
  - must verify the address **before** changing the value of the cache location
Write through vs. write back

- Which is better?
  - Write back gives faster writes, since don't have to wait for main memory
  - Write back is very efficient if want to modify many bytes in a given block
  - But write back can slow down some reads, since a cache miss might cause a write back
  - In multiprocessors, write through might be the only correct solution. Why?

Cache summary

- Cache memory can be organized as direct mapped, set associative, or fully associative
- Can be write-through or write-back
- Extra bits such as valid and dirty bits help keep track of the status of the cache
Computer Systems Architecture
CMSC 411
Unit 5 – Memory Hierarchy

Alan Sussman
October 14, 2004

Administrivia

• HW for Unit 5 posted
  – due date TBD
• Quizzes returned Tuesday
  – answers already posted
• Grad school workshop Tuesday, Oct. 19, 5-7PM, CSIC 2117
  – come ask questions to both faculty and current grad students!
Last time

- Fully associative cache
  - any memory block can go into any cache block
- Write through cache
  - memory gets updated immediately on write
  - reads only cause block to get loaded on miss
- Write back cache
  - writes only to cache
  - cache and main memory can be inconsistent
  - reads can cause updates from cache to memory, if block replaced is dirty

Write through vs. write back
- name one good feature of each

How much do memory stalls slow down a machine?

- Suppose that on pipelined MIPS, each instruction takes, on average, 2 clock cycles, not counting cache faults/misses
- Suppose, on average, there are 1.33 memory references per instruction, memory access time is 50 cycles, and the miss rate is 2%
- Then each instruction takes, on average:
  \[ 2 + (0 \times 0.98) + (1.33 \times 0.02 \times 50) = 3.33 \text{ clock cycles} \]
Memory stalls (cont.)

- To reduce the impact of cache misses, can reduce any of three parameters:
  - main memory access time (miss penalty)
  - miss rate
  - cache access (hit) time

Reducing cache miss penalty

- 5 strategies:
  - Give priority to read misses over write misses
  - Don't wait for the whole block
  - Use a nonblocking cache
  - Multi-level cache
  - Victim caches

- First 4 used in most desktop and server machines
Give priority to read misses over write misses

• But need to be careful
• Example:
  – Suppose have a direct mapped cache, with room for 8 blocks of 16 bytes each
  – Then \texttt{M}[512] and \texttt{M}[1024] both get stored in block 0, so can't be in cache at the same time
• Consider the following instructions:
  \begin{verbatim}
  SD    R3, 512(R0)
  LD    R1, 1024(R0)
  LD    R2, 512(R0)
  \end{verbatim}

Example (cont.)

• If the cache is write-through, the SD will cause memory location 512 to be changed
• The first LW will cause block 0 to be replaced, so that the contents \texttt{M}[512] are no longer available in cache
  – If the system is write-back, this is when memory location 512 will be changed
• Physically, the contents of block 0 will be put into temporary storage (a write buffer) while the new block is loaded, then the write back proceeds
• The second LW again replaces block 0, but this time no write-back is necessary
• But get a RAW hazard if don’t ensure that the write-through or write-back completes before the second LW reads memory
Example (cont.)

• To avoid such RAW hazards:
  – Can force the read miss to always wait until the write buffer is empty
  – Or can force the hardware to check the write buffer before read and only wait if there is a potential hazard

Another write buffer optimization

• Write buffer mechanics, with *merging*
  – An entry may contain multiple words (maybe even a whole cache block)
  – If there’s an empty entry, the data and address are written to the buffer, and the CPU is done with the write
  – If buffer contains other modified blocks, check to see if new address matches one already in the buffer – if so, combine the new data with that entry
  – If buffer full and no address match, cache and CPU wait for an empty entry to appear (meaning some entry has been written to main memory)
  – Merging improves memory efficiency, since multi-word writes usually faster than one word at a time
Don't wait for the whole block

• Two ways to do this – suppose need the 10th word in a block:
  – Early restart: access the required word as soon as it is fetched, instead of waiting for the whole block
  – Critical word first: start the fetch with word 10, and fill in the first few later

Use a nonblocking cache

• With this optimization, the cache doesn't stop for a miss, but continues to process later requests if possible, even though an earlier one is not yet fulfilled
  – Introduces significant complexity into cache architecture – have to allow multiple outstanding cache requests (maybe even multiple misses)
Multi-level cache

- For example, if cache takes 1 clock cycle, and memory takes 50, might be a good idea to add a larger (but necessarily slower) secondary cache in between, perhaps capable of 10 clock cycle access
- Complicates performance analysis (see H&P), but 2nd level cache captures many of 1st level cache misses, lowering effective miss penalty

Victim caches

- To remember a cache block that has recently been replaced (*evicted*)
  - use a small, *fully associative* cache between a cache and where it gets data from
  - check the victim cache on a cache miss, before going to next lower-level memory
    - if found, swap victim block and cache block
  - reduces *conflict* misses, soon to be discussed
Reducing the miss rate

- Sometimes cache misses are inevitable:
  - The first time a block is used, need to bring it into cache (a *compulsory miss*)
  - If need to use more blocks at once than can fit into cache, some will bounce in and out (*capacity miss*)
  - In direct mapped or set associative caches, there are certain combinations of addresses that cannot be in cache at the same time (*conflict miss*)
How to reduce the miss rate?

- Use larger blocks
- Use more associativity, to reduce conflict misses
- Victim cache
- Pseudo-associative caches (won’t talk about this)
- Prefetch (hardware controlled)
- Prefetch (compiler controlled)
- Compiler optimizations
Increasing block size

• Want the block size **large** so don’t have to stop so often to load blocks
• Want the block size **small** so that blocks load quickly

![Figure 5.16 – SPEC92](image-url)

Increasing block size (cont.)

• So large block size reduces miss rates, but...
• Example:
  – Suppose that loading a block takes 80 cycles (overhead) plus 2 clock cycles for each 16 bytes
  – A block of size 64 bytes can be loaded in $80 + 2*64/16$ cycles = 88 cycles (miss penalty)
  – If the miss rate is 7%, then the average memory access time is $1 + .07 * 88 = 7.16$ cycles
### Memory Access Times – Fig. 5.18

SPEC92 benchmarks on DEC workstation

<table>
<thead>
<tr>
<th>Block size</th>
<th>Miss penalty</th>
<th>Cache size</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>4K</td>
</tr>
<tr>
<td>16</td>
<td>82</td>
<td>8.027</td>
</tr>
<tr>
<td>32</td>
<td>84</td>
<td><strong>7.082</strong></td>
</tr>
<tr>
<td>64</td>
<td>88</td>
<td>7.160</td>
</tr>
<tr>
<td>128</td>
<td>96</td>
<td>8.469</td>
</tr>
<tr>
<td>256</td>
<td>112</td>
<td>11.651</td>
</tr>
</tbody>
</table>

Computer Systems Architecture
CMSC 411
Unit 5 – Memory Hierarchy

Alan Sussman
October 19, 2004
Administrivia

- HW for Unit 5 posted
  - due date TBD
  - turn it in!
- Quizzes returned today
  - Average: 62
  - Median: 65 25%: 51 75%: 73
  - questions
- Grad school workshop today, 5-7PM, CSIC 2117

Last time

- Reducing cache miss penalty
  - priority to read misses over write misses
    • be careful to use contents of write buffer
    • can merge entries into write buffer
  - don’t wait for whole block
    • early restart or critical word first
  - use a non-blocking cache
    • works best for more complex pipelines than we’ve seen so far
  - multi-level cache
    • to capture misses in lower level caches
    • lowers effective miss penalty
  - victim cache
    • to reduce conflict misses
Last time (cont.)

- Reducing miss rate - compulsory, capacity, conflict misses
  - use larger blocks
    - what’s the cost of larger blocks?
  - use higher associativity
  - victim cache
  - prefetch – hardware or software/compiler
  - compiler optimizations

Higher associativity

- A direct-mapped cache of size $N$ has about the same miss rate as a 2-way set-associative cache of size $N/2$
  - 2:1 cache rule of thumb (seems to work up to 128KB caches)
- But associative cache is slower than direct-mapped, so the clock may need to run slower
- Example:
  - Suppose that the clock for 2-way memory needs to run at a factor of 1.1 times the clock for 1-way memory
    - the hit time increases with higher associativity
  - Then the average memory access time for 2-way is $1.10 \times \text{miss rate} \times 50$ (assuming that the miss penalty is 50)
Memory access time – Fig. 5.19

<table>
<thead>
<tr>
<th>Cache size (KB)</th>
<th>One-way</th>
<th>Two-way</th>
<th>Four-way</th>
<th>Eight-way</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>3.44</td>
<td>3.25</td>
<td>3.22</td>
<td>3.28</td>
</tr>
<tr>
<td>8</td>
<td>2.69</td>
<td>2.58</td>
<td>2.55</td>
<td>2.62</td>
</tr>
<tr>
<td>16</td>
<td>2.23</td>
<td>2.40</td>
<td>2.46</td>
<td>2.53</td>
</tr>
<tr>
<td>32</td>
<td>2.06</td>
<td>2.30</td>
<td>2.37</td>
<td>2.45</td>
</tr>
<tr>
<td>64</td>
<td>1.92</td>
<td>2.14</td>
<td>2.18</td>
<td>2.25</td>
</tr>
<tr>
<td>128</td>
<td>1.52</td>
<td>1.84</td>
<td>1.92</td>
<td>2.00</td>
</tr>
<tr>
<td>256</td>
<td>1.32</td>
<td>1.66</td>
<td>1.74</td>
<td>1.82</td>
</tr>
<tr>
<td>512</td>
<td>1.20</td>
<td>1.55</td>
<td>1.59</td>
<td>1.66</td>
</tr>
</tbody>
</table>

Pseudo-associative cache

- Uses the technique of *chaining*, with a series of cache locations to check if the block is not found in the first location
  - e.g., invert most significant bit of index part of address (as if it were a set associative cache)
- The idea:
  - Check the direct mapped address
  - Until the block is found or the chain of addresses ends, check the next alternate address
  - If the block has not been found, bring it in from memory
- Three different delays generated, depending on which step succeeds
Hardware prefetch

- Idea: If read page $k$ of a book, the next page read is most likely page $k+1$
- So, when a block is read from memory, read the next block too
  - maybe into a separate buffer that is accessed on a cache miss before going to memory
- Advantage:
  - if use blocks sequentially, will need to fetch only half as often from memory
- Disadvantages:
  - more information to move
  - may fill the cache with useless blocks
  - may compete with demand misses for memory bandwidth

Compiler-controlled prefetch

- Idea: The compiler has a better idea than the hardware does of when blocks are being used sequentially
- Want the prefetch to be nonblocking:
  - don't slow the pipeline waiting for it
- Usually want the prefetch to fail quietly:
  - if ask for an illegal block (one that generates a page fault or protection exception), don't generate an exception; just continue as if the fetch wasn't requested
  - called a non-binding cache prefetch
Compiler optimizations to reduce cache miss rate

Four compiler techniques

• 4 techniques to improve cache locality:
  – merging arrays
  – loop interchange
  – loop fusion
  – blocking
Technique 1: merging arrays

- Suppose have two arrays:
  
  ```
  int val[size];
  int key[size];
  ```

- and that usually use both of them together

Merging arrays (cont.)

This is how they would be stored if cache blocksize is 64 words:

```
val[0]   val[64]  .  val[size-1]
val[1]   val[65]  .  key[0]
.        .       .  key[3]
.        .       .  .
.        .       .  .
```
Merging arrays (cont.)

Means that at least 2 blocks must be in cache to begin using the arrays.

val[0]  val[64]  .  .  val[size-1]
val[1]  val[65]  .  .  key[0]
  .    .    .    .    key[3]
  .    .    .    .    .
  .    .    .    .    .

Merging arrays (cont.)

More efficient, especially if more than two arrays are coupled this way, to store them together.

val[0]  val[32]  .  .  .
key[0]  key[32]  .  .  .
  .    .    .    .    .
  .    .    .    .    .
  .    .    .    .    .
Merging arrays (cont.)

Can do this by making the two arrays part of a structure.

Technique 2: interchanging loops

Example:

```
For j=0, 1, ..., 99
  For i=0, 1, ..., 4999
    x[i][j] = 2 * x[i][j];
  End for;
End for;
```
Interchanging loops (cont.)

Notice that accesses are by columns, so the elements are spaced 100 words apart.

Blocks are bouncing in and out of cache.

```plaintext
For j=0, 1, ..., 99
   For i=0, 1, ..., 4999
      x[i][j] = 2 * x[i][j];
   End for;
End for;
```

Interchanging loops (cont.)

First color the loops:

```plaintext
For j=0, 1, ..., 99
   For i=0, 1, ..., 4999
      x[i][j] = 2 * x[i][j];
   End for;
End for;
```
Interchanging loops (cont.)

Notice that the program has the same effect if the two loops are interchanged:

\[
x[i][j] = 2 \times x[i][j];
\]

For \(i=0, 1, \ldots, 4999\)

For \(j=0, 1, \ldots, 99\)

But with this ordering, use every element in a cache block before needing another block!

\[
x[i][j] = 2 \times x[i][j];
\]

For \(i=0, 1, \ldots, 4999\)

For \(j=0, 1, \ldots, 99\)
Technique 3: loop fusion

Example:

```java
x[i][j] = 2 * x[i][j];
End for;
End for;

y[i][j] = x[i][j] * a[i][j];
End for;
End for;
```

Loop fusion (cont.)

Note that the loop control is the same for both sets of loops.

```java
x[i][j] = 2 * x[i][j];
End for;
End for;

y[i][j] = x[i][j] * a[i][j];
End for;
End for;
```
And note that the array $x$ is used in each, so probably needs to be loaded into cache twice, which wastes cycles.

For $i=0, 1, \ldots, 4999$

$$x[i][j] = 2 \times x[i][j];$$

End for;

End for;

For $j=0, 1, \ldots, 99$

For $i=0, 1, \ldots, 4999$

$$y[i][j] = x[i][j] \times a[i][j];$$

End for;

End for;

So combine, or fuse, the loops to improve efficiency.
Technique 4: blocking access to arrays

- *Blocking* does not mean *preventing*. Means gathering the accesses into blocks that optimize cache use (access order, block size, etc.)

Blocking access to arrays (cont.)

Example: Matrix-matrix multiplication
Blocking access to arrays (cont.)

Trouble: Easy to get rows of A; not so efficient to get columns of B.

And if cycle through rows of A, end up loading all of B \( m \) times, where \( m \) is the number of rows of A.

Computing the elements in the columns of C:
Blocking access to arrays (cont.)

A                              B                    =           C

A                              B                    =           C

CMSC 411 - Alan Sussman 89

CMSC 411 - Alan Sussman 90
Blocking access to arrays (cont.)

A

B

= C

CMSC 411 - Alan Sussman

91

Blocking access to arrays (cont.)

A

B

= C

CMSC 411 - Alan Sussman

92
Instead, order the computation using rectangular blocks of A and B.

Partial answer!
Blocking access to arrays (cont.)

If the block of A has \( k \) rows, then only need to load B \( m/k \) times.

\[
\begin{array}{ccc}
A & B & = C \\
\end{array}
\]

Partial answer!

/* Before */
for (i=0; i<N; i++)
for (j=0; j<N; j++) {
    r=0;
    for (k=0; k<N; k++)
        r=r+y[i][k]*z[k][j];
    x[i][j]=r;
}

/* After */
for (jj=0; jj<N; jj=jj+B)
for (kk=0; kk<N; kk=kk+B)
for (i=0; i<N; i++)
for (j=jj; j<min(jj+B,N); j++) {
    r=0;
    for (k=kk; k<min(kk+B,N); k++)
        r=r+y[i][k]*z[k][j];
    x[i][j]=x[i][j]+r;
}

Blocking access to arrays (cont.)

Improves *temporal locality*
Computer Systems Architecture
CMSC 411
Unit 5 – Memory Hierarchy

Alan Sussman
October 21, 2004

Administrivia

• Quiz 2 questions?
• HW for Unit 5
  – questions?
  – due date posted by tomorrow
• Midterm
  – will be rescheduled to later by tomorrow
Last time

• Reducing cache miss rate
  – larger blocks
  – higher associativity
    • but can make cache hits slower
  – hardware prefetch
    • works well for sequential accesses
    • cost?
  – software/compiler prefetch
    • instruction that moves data into cache, w/o causing exceptions or pipeline bubbles
  – compiler optimizations

Last time (cont.)

• Compiler optimizations
  – merging arrays
    • separate arrays to array of structs ordering, improve spatial locality
  – loop interchange
    • to access data in the order it is stored, improve spatial locality
  – loop fusion
    • to improve temporal locality
  – blocking
    • improves both temporal and spatial locality
Reducing the time for cache hits

• K.I.S.S.
• Use *virtual addresses* rather than *physical addresses* in the cache.
• Pipeline cache accesses
• Trace caches (won’t talk about these)

K.I.S.S.

• Cache should be small enough to fit on the processor chip
• Direct mapped is faster than associative, especially on *read*
  – overlap tag check with transmitting data
• For current processors, small L1 caches to keep fast clock cycle time, hide L1 misses with dynamic scheduling, and use L2 caches to avoid main memory accesses
Use virtual addresses

- Each user has his/her own \textit{address space}, and no addresses outside that space can be accessed
- To keep address length small, each user addresses by offsets relative to some physical address in memory (pages)
- For example:

\begin{tabular}{|c|c|}
\hline
Physical address & Virtual address \\
\hline
5400 & 00 \\
5412 & 12 \\
5500 & 100 \\
\hline
\end{tabular}
Virtual addresses (cont.)

- Since instructions use virtual addresses, use them for index and tag in cache, to save the time of translating to physical address space (the subject of the next part of this unit)
- Note that it is important to flush the cache and set all blocks invalid when switch to a new user in the OS (a context switch), since the same virtual address then may refer to a different physical address
  - or use the process/user ID as part of the tag in cache
- Aliases are another problem
  - when two different virtual addresses map to the same physical address – can get 2 copies in cache
    - what happens when one copy is modified?

Pipelined cache access

- Latency to first level cache is more than one cycle
  - we’ve already seen this in Unit 3
- Benefit is fast cycle time
- Penalty is slower hits
  - also more clock cycles between a load and the use of the data (maybe more pipeline stalls)
Trace cache

• Find a dynamic sequence of instructions to load into a cache block, including *taken* branches
  – instead of statically, from how the instructions are laid out in memory
  – branch prediction needed for loading cache
• One penalty is complicated address mapping, since addresses not always aligned to cache block size
  – can also end up storing same instructions multiple times
• Benefit is only caching instructions that will actually be used (if branch prediction is right), not all instructions that happen to be in the same cache block

Main Memory
Main memory management

• Questions:
  – How big should main memory be?
  – How to handle reads and writes?
  – How to find something in main memory?
  – How to decide what to put in main memory?
  – If main memory is full, how to decide what to replace?

The scale of things

• Typically (as of 2000):
  – Registers: < 1 KB, access time .25 - .5 ns
  – Cache: < 8 MB, access time .5 - 25 ns
  – Main Memory: < 4 GB, access time 150 - 250 ns
  – Disk Storage: > 30 GB, access time 5,000,000 ns (5ms)

• Memory Technology: CMOS (Complementary Metal Oxide Semiconductor)
  – uses a combination of n- and p-doped semiconductor material to achieve low power dissipation.
Memory hardware

- **DRAM**: dynamic random access memory, typically used for main memory
  - one transistor per data bit
  - each bit must be refreshed periodically (e.g., every 8 milliseconds), so maybe 5% of time is spent in refresh
  - access time < cycle time
  - address sent in two halves so that fewer pins are needed on chip (row and column access)

Memory hardware (cont.)

- **SRAM**: static random access, typically used for cache memory
  - 4-6 transistors per data bit
  - no need for refresh
  - access time = cycle time
  - address sent all at once, for speed
**Bottleneck**

- Main memory access will slow down the CPU unless the hardware designer is careful
- Some techniques can improve *memory bandwidth*, the amount of data that can be delivered from memory in a given amount of time:
  - *wider* main memory
  - interleaved memory
  - independent memory banks
  - avoiding memory bank conflicts

**Wider main memory**

- Cache miss: If a cache block contains $k$ words, then each cache miss involves these steps repeated $k$ times:
  - Send the address to main memory
  - Access the word (i.e., locate it)
  - Send the word to cache, with the bits transmitted in parallel
- Idea behind wider memory: the user thinks about 32 bit words, but physical memory can have longer words
- Then the operations above are done only $k/n$ times, where $n$ is the number of 32 bit words in a physical word
Wider main memory (cont.)

• Extra costs:
  – a wider memory bus: hardware to deliver $32n$ bits in parallel, instead of 32 bits
  – a multiplexor to choose the correct 32 bits to transmit from the cache to the CPU

Interleaved memory

• Partition memory into banks, with each bank able to access a word and send it to cache in parallel
• Organize address space so that adjacent words live in different banks - called interleaving
• For example, 4 banks might have words with the following octal addresses:

<table>
<thead>
<tr>
<th>Bank 0</th>
<th>Bank 1</th>
<th>Bank 2</th>
<th>Bank 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>01</td>
<td>02</td>
<td>03</td>
</tr>
<tr>
<td>04</td>
<td>05</td>
<td>06</td>
<td>07</td>
</tr>
<tr>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
</tr>
<tr>
<td>…</td>
<td>…</td>
<td>…</td>
<td>…</td>
</tr>
</tbody>
</table>
Interleaved memory (cont.)

- Note how nice interleaving is for write-through
- Also helps speed read and write-back
- *Note:* Interleaved memory acts like wide memory, except that words are transmitted through the bus sequentially, not in parallel

---

Independent memory banks

- Each *bank* of memory has its own address lines and (usually) a bus
- Can have several independent banks: perhaps
  - one for instructions
  - one for data
- Banks can operate independently without slowing others
Avoid memory bank conflicts

- By having a prime number of memory banks
- Since arrays frequently have even dimension sizes - and often dimension sizes that are a power of 2 - strides that match the number of banks (or a multiple) give very slow access

Example

```c
int x[256][512];
for (j=0; j<512; j=j+1)
for (i=0; i<256; i=i+1)
x[i][j] = 2 * x[i][j];
```

- First access the first column of `x`:
  - `x[0][0], x[1][0], x[2][0], ... x[255][0],`
- with addresses
  - `K, K+512*4, K+512*8, ... K+512*something`
- With 4 memory banks, all of the elements live in the same memory bank, so the CPU will stall in the worst possible way
Computer Systems Architecture
CMSC 411
Unit 5 – Memory Hierarchy

Alan Sussman
October 26, 2004

Administrivia

• HW for Unit 5 due Tuesday, Nov. 2
  – questions?
• Midterm rescheduled to Thursday, Nov. 4
  – practice exam posted today or tomorrow
  – I will be out of the office Monday and Tuesday, Nov. 1 &2
  – Mustafa will do a review on Nov. 2 in class, for any questions on any homework, quiz, etc. up through Unit 5
  – Extra office hour on Wed., Nov. 3, 11AM-noon
Last time

- Reducing time for cache hits
  - KISS – direct mapped, multi-level caches
  - Use virtual, instead of physical, addresses
  - Pipeline accesses
- Main memory technology
  - DRAM for main memory
  - SRAM for cache (and registers)
- Improving memory bandwidth
  - wider main memory
  - interleaved memory
  - independent memory banks
  - avoiding memory bank conflicts

Memory bank conflicts

```
int x[256][512];
for (j=0; j<512; j=j+1)
  for (i=0; i<256; i=i+1)
    x[i][j] = 2 * x[i][j];
```

- First access the first column of $x$:
  - $x[0][0], x[1][0], x[2][0], \ldots$
  - $x[255][0],$
- with addresses
  - $K, K+512*4, K+512*8, \ldots$
  - $K+512*something$
- With 4 memory banks, all of the elements live in the same memory bank, so the CPU will stall in the worst possible way
Number theory to the rescue!

• Subtitle: One reason why computer scientists need math
• Fact 1: It is easy to compute \( \text{mod} \), if the base is a prime number that is one less than a power of 2
• Fact 2: The Chinese remainder theorem says that it is safe to do a rather bizarre, but convenient, mapping of words to memory banks
• Idea: Suppose have 3 memory banks with 8 words each
  – Map word \( k \) to memory bank \( k \mod 3 \), word \( k \mod 8 \)
  – For example, word 17 (decimal) goes to bank 2, address 1
  – Word 9 goes to bank 0, word 1

Number theory (cont.)

• That mapping gives the following arrangement of words:

<table>
<thead>
<tr>
<th>Address within bank</th>
<th>Memory bank</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Sequentially interleaved</td>
</tr>
<tr>
<td>0</td>
<td>0 1 2</td>
</tr>
<tr>
<td>1</td>
<td>3 4 5</td>
</tr>
<tr>
<td>2</td>
<td>6 7 8</td>
</tr>
<tr>
<td>3</td>
<td>9 10 11</td>
</tr>
<tr>
<td>4</td>
<td>12 13 14</td>
</tr>
<tr>
<td>5</td>
<td>15 16 17</td>
</tr>
<tr>
<td>6</td>
<td>18 19 20</td>
</tr>
<tr>
<td>7</td>
<td>21 22 23</td>
</tr>
</tbody>
</table>
How much good do these techniques do?

- Example: Assume a cache block of 4 words, and
  - 4 cycles to send address to main memory
  - 24 cycles to access a word, once the address arrives
  - 4 cycles to send a word back to cache
- **Basic miss penalty**: $4 \times 32 = 128$ cycles, since each of 4 words has the full 32 cycle penalty
- **Memory with a 2-word width**: $2 \times 32 = 64$ cycle miss penalty
- **Simple interleaved memory**: address can be sent to each bank simultaneously, so miss penalty is $4 + 24 + 4 \times 4$ (for sending words) = 44 cycles
- **Independent memory banks**: 32 cycle miss penalty, as long as the words are in different banks, since each has its own address lines and bus

A confession: We've been lying

- The lie: User's don't really use physical addresses in their programs
- Instead, they use virtual addresses, where virtual means just what it does in virtual reality!
- This idea is over 40 years old, invented by the designers of the Atlas computer (Section 5.18)
  - Cache memory is just a little newer, discussed in print in 1965
- So when the user addresses word 450, the hardware/OS provides the illusion that the data is actually in this address, when really the data is somewhere else
- This address translation or memory mapping is invisible to the user
Why virtual addressing

- Computers are designed so that multiple programs can be active at the same time
- At the time a program is compiled, the compiler has to assign addresses to each data item. But how can it know what memory addresses are being used by other programs?
- Instead, the compiler assigns virtual addresses, and expects the loader/OS to provide the means to map these into physical addresses

In the olden days …

- The loader would locate an unused set of main memory addresses and load the program and data there
- There would be a special register called the *relocation register*, and all addresses that the program used would be interpreted as addresses relative to the base address in that register
- So if the program jumped to location 54, the jump would really be to 54 + contents of relocation register. A similar thing, perhaps with a second register, would happen for data references
In the less-olden days ...

- It became difficult to find a contiguous segment of memory big enough to hold program and data, so the program was divided into pages, with each page stored contiguously, but different pages in any available spot, either in main memory or on disk.
- This is the virtual addressing scheme:
  - to the program, memory looks like a contiguous segment, but actually, data is scattered in main memory and perhaps on disk.

But we know all about this!

- Already know that a program and data can be scattered between cache memory and main memory.
- Now add the reality that its location in main memory is also determined in a scattered way, and some pages may also be located on disk.
- So each page has its own relocation value.
Virtual Memory – Fig. 5.31

Parameters – Fig. 5.32

<table>
<thead>
<tr>
<th>Parameter</th>
<th>First-level cache</th>
<th>Virtual memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>Block (page) size</td>
<td>16-128 bytes</td>
<td>4096-65,536 bytes</td>
</tr>
<tr>
<td>Hit time</td>
<td>1-3 clock cycles</td>
<td>50-150 cc</td>
</tr>
<tr>
<td>Miss penalty</td>
<td>8-150 cc</td>
<td>$10^6$-$10^7$ cc</td>
</tr>
<tr>
<td>(access time)</td>
<td>(6-130 cc)</td>
<td>(.8-$8*10^6$ cc)</td>
</tr>
<tr>
<td>(transfer time)</td>
<td>(2-20 cc)</td>
<td>(.2-$2*10^6$ cc)</td>
</tr>
<tr>
<td>Miss rate</td>
<td>0.1-10%</td>
<td>0.00001-0.001%</td>
</tr>
<tr>
<td>Address mapping</td>
<td>25-45 bit physical address to 14-20 bit cache address</td>
<td>32-64 bit virtual address to 25-45 bit physical address</td>
</tr>
</tbody>
</table>
Cache vs. virtual memory

<table>
<thead>
<tr>
<th>Cache</th>
<th>Virtual memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cache miss handled by hardware</td>
<td>Page faults handled by operating system</td>
</tr>
<tr>
<td>Cache size fixed for a particular machine</td>
<td>Virtual memory size fixed for a particular program</td>
</tr>
<tr>
<td>Fundamental unit is a block</td>
<td>Fundamental unit is a fixed-length page or a variable-length segment</td>
</tr>
<tr>
<td>cache fault</td>
<td>page fault</td>
</tr>
</tbody>
</table>

Paging vs. segmentation – Fig. 5.34

<table>
<thead>
<tr>
<th></th>
<th>Page</th>
<th>Segment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Words per address</td>
<td>One</td>
<td>Two (segment/offset)</td>
</tr>
<tr>
<td>Programmer visible?</td>
<td>Invisible to app programmer</td>
<td>May be visible to app programmer</td>
</tr>
<tr>
<td>Replacing a block</td>
<td>Trivial (all blocks same size)</td>
<td>Hard (must find contiguous, variable-sized chunk)</td>
</tr>
<tr>
<td>Memory use inefficiency</td>
<td>Internal fragmentation (within page)</td>
<td>External fragmentation (in unused memory)</td>
</tr>
<tr>
<td>Efficient disk traffic</td>
<td>Yes (can adjust page size)</td>
<td>Not always (small segment problem)</td>
</tr>
</tbody>
</table>
Managing main memory

- Fully-associative mapping, because page faults are *really, really* expensive
- Page is located using a *page table*, one entry per page in the virtual address space
  - Size is sometimes reduced by hashing, to make one entry per physical page in main memory – an *inverted page table*
- Since locality says that a page will be used multiple times, address translation usually tests the address of the recently referenced pages before looking in other places
- So address translation information is held in the *translation look-aside buffer (TLB)*

Page tables

[Diagram of page table and translation look-aside buffer (TLB)]

© 2003 Elsevier Science (USA). All rights reserved.
Managing main memory (cont.)

• Most machines replace the LRU page
  – moving pages between memory and disk is so slow that it’s worth doing something close to real LRU
• Disks are so slow that machines use write-back, not write-through, and keep a dirty bit for each page

Choosing page size

• A large page size
  – keeps page table small.
  – reduces cache miss times, if accesses have locality
  – reduces start-up overhead in moving data from disk to memory
  – means fewer TLB misses
• but also
  – wastes memory (internal fragmentation)
  – increases the time to start up a program
Memory protection

- Each program “lives” in its own virtual space, called its process
- When the CPU is working on one process, others may be partially completed or waiting for attention
- The CPU is time shared among the processes, working on each in turn
- And main memory is also shared among processes

Protection modes

- User processes need to be protected from each other
- Two registers, base and bound, test whether this virtual address belongs to this process
- If not, a memory protection violation exception is raised
- Users cannot change the base and bound registers
Who can change them?

- The operating system needs access to the base and bound registers
- So a process that is labeled *kernel* (also called *supervisor* or *executive*) can access any memory location and change the registers
- Kernel processes are accessed through *system calls*, and a return to user mode is like a subroutine return, restoring the state of the user process

Computer Systems Architecture
CMSC 411
Unit 5 – Memory Hierarchy

Alan Sussman
October 28, 2004
**Administrivia**

- HW for Unit 5 due Tuesday
  - questions?
- Midterm rescheduled to next Thursday
  - through Unit 5
  - practice exam posted
  - I will be out of the office Monday and Tuesday, Mustafa will do a review on Tuesday in class,
  - Extra office hour on Wed., 11AM-noon

**Last time**

- Virtual memory
  - Address translation from virtual addresses in program to physical addresses in memory
  - Allows multiple programs to share physical memory
  - Divide program (instructions and data) into fixed-size *pages* or variable-size *segments*
    - pages can live in *page frames* in memory, or on disk
    - each page has its own relocation value in a *page table*
    - fully associative mapping between pages and page frames
    - cache page table entries in translation look-aside buffer to take advantage of temporal locality in accesses
    - LRU page replacement, and write-back with dirty bit
Memory protection - bookkeeping

• Each process has
  – base and bound values, denoting its virtual address space
  – page tables, giving mapping to accessible pages in memory
  – mode bit (user or kernel)
• A user process cannot modify any of this information

Examples

• The book uses examples to illustrate these concepts:
  – Alpha and Intel Pentium
• Read them if you are curious
  – and to see how ugly Pentium segments are
Fallacies & Pitfalls

- **Biggest pitfall in computer design**: If the addresses are too short, the length of programs and the amount of data they can use will be too limited.

- **Other pitfalls/fallacies**:
  - using benchmarks to predict memory performance
  - emphasizing DRAM bandwidth vs. latency
  - reducing memory efficiency by a poorly designed operating system
  - making the write buffer too small