From Sparse Patterns to Smart Acceleration: Machine Learning Methods for Next-Generation Accelerators

Bahar Asgari 11/20/25



Future of Computing?

More DSA papers from academia, more investments from industry










tenstorrent







Future of Computing?

More DSA papare from academia, more investments from industry

Are DSAs efficient and effective?

GRAPHCORE

Can DSAs be the future of computing?



tenstorrent





How about when problems are sparse?

HPCG benchmark, which is dominated by distributed sparse matrix-vector multiplication

System	GPU?	Peak (R_{peak})	LINPACK $R_{ m max}$ (% peak)	HPCG $R_{ m HPCG}$ (%peak)	Ranking (Top500, Nov. '22)
Frontier (ORNL)	Yes	$1.686~\mathrm{EF/s}$	$1.102~\mathrm{EF/s}~(65\%)$	14.05 PF/s (0.83%)	#1 Top500, #2 HPCG
Fugaku (RIKEN)	No	$537.2~\mathrm{PF/s}$	442.0 PF/s (82%)	16.00 PF/s (3.0%)	#2 Top500, #1 HPCG

We don't want DSAs to face the same issue!


See top500.org lists for more recent lists!







Sparsity dominates, we should design for **sparsity**












Sparsity dominates, we design for **sparsity**

Programs are diverse, we design for **diversity**




Costly Slow Development Not Scalable



Our Mission:

Cost Efficient
Quick Development
Scalable





Research Questions

- How to design for sparsity? What needs to be optimized?
- How to make decisions based on sparsity?
- Where [in DSAs] a sparsity-aware decision can help?



Research Question 1:

How to design for sparsity? What needs to be optimized?



Sparsity and compression


When data is sparse, we often compress it to eliminate


- Unnecessary data movement
- Unnecessary data storage








What compression format to use? How to design other components based on it?














And several other formats: Bitmap, CSC, BCSC, ELLpack (ELL) and sliced ELL (SELL), Directory of Keys (DoK)

Source of figures: COPERNICUS, Asgari, et al. IISWC'21





CORUSCANT: Co-Designing GPU Kernel and Sparse Tensor Core to Advocate Unstructured Sparsity in Efficient LLM Inference

- Led by Donghyeon Joo, a 2nd year PhD student at CASL
- Fresh from the oven! MICRO 2025
- Authors: Donghyeon Joo, Helia Hosseini, Ramyad Hadidi, and Bahar Asgari
- Please check Donghyeon's NeurIPS 2025 paper as well:
 - Mustafar: Promoting Unstructured Sparsity for KV Cache Pruning in LLM Inference





LLMs Face Critical Memory Constraints

The Challenge:

- LLMs are getting massive (GPT-3: 175B, Llama-2: 70B parameters)
- Memory is the bottleneck for deployment
- Decode phase dominates runtime (>80% of total latency)

Model Pruning Promise:

- Can reduce memory footprint by 30-70%
- Unstructured pruning preserves accuracy better than structured

BUT: Current hardware can't exploit unstructured sparsity efficiently



Why Unstructured Sparsity is Ignored Current State?


- GPUs only support structured sparsity
- Forces pruning methods to adopt this restrictive pattern
- Results in significant accuracy degradation



The Problem with Current Solutions

- 1. Existing sparse formats are not efficient at 30-70% sparsity (our target range)
- 2. No GPU support for other sparsity patterns

The figure shows the compression ratio comparison showing the inefficiency of existing formats








Our Solution: Let's start from compression format

1. Coruscant Sparse Format

- Bitmap-based representation
- Efficient for 30-70% range





Our Solution: What else can be co-designed with compression format?

2. Coruscant GPU Kernel

- Reduces data transfer
- Column-wise tiling to avoid bank conflicts

3. Coruscant Sparse Tensor Core

- Operates directly on compressed format
- Hardware support for bitmap format




What can be optimized in a GPU kernel?


Smart Memory Management:

- Load-as-sparse, compute-as-dense
- Column-wise tiling prevents bank conflicts
- Bitmap decompression in registers

Why Column-wise Tiling?


- Each thread writes to different memory banks
- Zero bank conflicts during decompression
- Critical for performance





Conflict

Access






Can we improve it further? Yes, by customizing hardware!

The Bitmap Decoder (show in figure):

- Parses bitmap without decompression
- Minimal hardware overhead

Benefits:

- Removes decompression overhead
- Enables true sparse computation






Speedups Across the Board Kernel Performance:

- Up to 2.02× at 70% sparsity vs cuBLAS
- Up to 1.48× at 50% sparsity vs Flash-LLM
- Up to 2.75× total With Sparse Tensor Core (STC) vs cuBLAS



End-to-End Speedup

- Software kernel: 135 tokens/sec (+26%)
- With sparse tensor core: 206 tokens/sec (+40%)





Beyond Just Performance

Memory Footprint Reduction:


- 55% reduction at 70% sparsity
- More space for KV cache
- Enables larger batch sizes

Energy Efficiency:

- Lower data movement = less energy
- Critical for deployment costs

Hardware Efficiency:

- Only 0.51mm² area overhead on V100
- 0.018% of total GPU area





Workloads are changing so quickly

• Example: Google's TPU Workloads

DNN Model	2016	2019	2020	2022
MLP/DLRM	61%	27%	25%	24%
RNN	29%	21%	29%	2%
CNN	5%	24%	18%	12%
Transformers	0%	21%	28%	57%

Reference: Jouppi, Norm, et al. "Tpu v4: An optically reconfigurable supercomputer for machine learning with hardware support for embeddings." Proceedings of the 50th Annual International Symposium on Computer Architecture. 2023.





Research Question 2:

How to make decisions based on sparsity?





Misam: Machine Learning Assisted Configuration Selection in Accelerators for Sparse Matrix Multiplication


- Led by Sanjali Yadav, a 2nd year PhD student at CASL
- Also, fresh from the oven! MICRO 2025
- Authors: Sanjali Yadav, Amirmahdi Namjoo, and Bahar Asgari






SpGEMM Accelerators

Modern accelerators employ different dataflows for kernel implementation.



for n=0 to N for k=0 to K

C[m][n]+= A[m][k]*B[k][n]




Outer Product (OP)

for k=0 to K

for m=0 to M

for n=0 to N

C[m][n]+=A[m][k]*B[k][n]




Row-Wise Product (RW)

for m=0 to M

for k=0 to K

for n=0 to N

C[m][n]+=A[m][k]*B[k][n]








Sparsity...

- Refers to the presence of ineffectual zeroes in the data
- Occurs in various applications
- Unfolds across a range:
 Highly sparse (HS)
 Mildly sparse (MS)
 Dense (D)







Hardware Accelerators for Sparsity


Modern sparse matrix-multiplication (SpMM/SpGEMM) accelerators handle varying sparsity by using fixed dataflow schemes*, inner product, outer product, and row-wise product, each tuned for a sparsity range.

*Dataflow Scheme: combination of the compression format of the sparse inputs and output and the computation schedule.





Dataflow for Sparse Accelerators



Inner Product (IP)

for m=0 to M
 for n=0 to N
 for k=0 to K
 C[m][n]+= A[m][k]*B[k][n]


DESIGN ASPECTS	ΙP
Partial Sum Granularity	~
Index Intersection	X
Input Reuse of B	X
Output Reuse	$\overline{\mathbf{A}}$








Dataflow for Sparse Accelerators





DESIGN ASPECTS	IP	OP	
Partial Sum Granularity	~	X	
Index Intersection	X	~	
Input Reuse of B	X	~	
Output Reuse	Y	X	



Dataflow for Sparse Accelerators







C[m][n] += A[m][k]*B[k][n]

DESIGN ASPECTS	IP	OP	RW
Partial Sum Granularity	$\overline{\mathbf{A}}$	X	Y
Index Intersection	X	~	$\overline{\mathbf{Y}}$
Input Reuse of B	X	~	X
Output Reuse	Y	X	~



Flexible Accelerators for Varying Sparsity

Recent accelerators support multiple dataflows for varied sparsity patterns. However, there are still challenges:

Trapezoid^[1]: Has no built-in method to select optimal dataflow.

Flexagon^[2]: Uses an offline profiling approach.

Challenge 1: Lack of a fast, accurate and generalizable dataflow selection method.

[1] Y. Yang, J. S. Emer and D. Sanchez, "Trapezoid: A Versatile Accelerator for Dense and Sparse Matrix Multiplications," 2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA), Buenos Aires, Argentina, 2024, pp. 931-945, doi: 10.1109/ISCA59077.2024.00072.


[2] Francisco Muñoz-Martínez, Raveesh Garg, Michael Pellauer, José L. Abellán, Manuel E. Acacio, and Tushar Krishna. 2023. Flexagon: A Multi-dataflow Sparse-Sparse Matrix Multiplication Accelerator for Efficient DNN Processing. In Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3 (ASPLOS 2023). https://doi.org/10.1145/3582016.3582069







Cost of Flexibility

A second challenge faced by these versatile accelerators is the cost of flexibility.









Harnessing Reconfigurability of FPGAs

- FPGAs have emerged as popular platform for accelerating sparse linear algebra.
- FPGAs offer fine-grained parallelism and reconfigurable fabric for deeply pipelined, custom datapaths.

Challenge 2: Harnessing reconfigurability of FPGAs to create a generalizable, sparsity-aware accelerator remains a largely untapped opportunity.




Misam solves these challenges!

- Formulates dataflow scheme selection as an ML classification problem
- Develops a reconfiguration engine.
- Introduces a set of FPGA-based dataflow scheme implementations for SpMM and SpGEMM




Overview of Misam






Dataflow Design Selection






Why Do We Need an ML Model?





Dataflow Selection Model


- □ Light-weight
- □ Fast
- □ Accurate
- □ Generalizable





Feature Importance


- Comprehensive list of candidate features extracted from input matrices A and B
- Most influential features are extracted to create a lightweight decision tree model.








Reconfiguration Engine





When should FPGA be reconfigured?

Latency predictor model



Cost Analysis


Latency of currently loaded bitstream (L_{old}) Latency of predicted bitstream (L_{new}) Reconfiguration Time (T_{rc})

t is user defined threshold Reconfigure iff:

$$L_{new} < L_{old}$$
 and $T_{rc} <= t (L_{old} - L_{new})$




FPGA-Based SpMM & SpGEMM Dataflow Schemes




Misam Architecture

ID	Description			
A	No. of input A channels			
В	No. of input B channels			
С	No. of output C channels			
N	No. of processing element groups (PEG)			
М	No. of processing elements (PE)			





Details about FPGA configurations in paper.





Time

Experimental Setup

- Target FPGA: AMD Alveo U55C
- Baselines:
 - cuSPARSE executed on an NVIDIA RTX A6000 GPU
 - Intel Math Kernel Library (MKL) run on Intel Core i9-11980HK CPU
 - Trapezoid (ISCA 24)
- Dataset: SuiteSparse, DNN workloads
- Metrics: Latency, Energy Consumption




Decision Tree Model

- ✓ Light-weight → 6KB storage on host
- \longrightarrow Inference is 0.1% of end-to-end runtime
- ✓ Accurate → 90% accuracy
- ☑ Generalizable → Retrainable for different scenarios




Latency Predictor Model

- Dataset comprising of 19,000 matrices
- $R^2 = 0.978$





Reconfiguration Engine









Reconfiguration Engine






End-to-End Performance Comparison











End-to-End Performance Comparison








Energy Gains of Misam over CPU and GPU






Energy Gains of Misam over CPU and GPU






Summary of Misam



Dataflow Selection Model



Reconfiguration Engine



FPGA-Base kernels





Research Question 3:

Where in DSAs a sparsity-aware decision can help?

- 1. Algorithm selection
- 2. Improving resource underutilization





Acamar: A Dynamically Reconfigurable Scientific Computing Accelerator for Robust Convergence and Minimal Resource

Utilization

Led by Ubaid Bakhtiar, a 3rd year
 PhD student at CASL

- MICRO 2024
- Authors: Ubaid Bakhtiar, Helia Hosseini, and Bahar Asgari





We don't want DSAs to face the same issue

HPCG benchmark, which is dominated by distributed sparse matrix-vector multiplication

System	GPU?	Peak (R_{peak})	LINPACK $R_{ m max}$ (% peak)	HPCG $R_{ m HPCG}$ (%peak)	Ranking (Top500, Nov. '22)
Frontier (ORNL)	Yes	$1.686~\mathrm{EF/s}$	$1.102~\mathrm{EF/s}~(65\%)$	14.05 PF/s (0.83%)	#1 Top500, #2 HPCG
Fugaku (RIKEN)	No	$537.2~\mathrm{PF/s}$	442.0 PF/s (82%)	16.00 PF/s (3.0%)	#2 Top500, #1 HPCG



Motivation - The Efficiency Crisis

Modern supercomputers achieve <5% peak performance on real workloads

- Fugaku: 3.6% efficiency on HPCG benchmark
- Frontier: 1.1% efficiency on HPCG benchmark

Scientific computing is critical for:

- Fluid dynamics simulations
- Electromagnetics modeling
- Aeronautical calculations





Solving Ax = b in Scientific Computing


Most scientific problems reduce to solving Ax = b

- A: Sparse coefficient matrix
- b: Constant vector
- x: Solution vector

Sparse Matrix-Vector multiplication (SpMV) consumes 75-95% of solver execution time









Two Major Challenges

1. Solution Divergence

- Different solvers require specific matrix properties:
 - Jacobi (JB): Strictly diagonally dominant matrices
 - Conjugate Gradient (CG): Symmetric, positive definite
 - BiCG-STAB: Non-symmetric matrices
- No single solver works for all matrices!



Two Major Challenges

2. Resource Underutilization

- Static designs waste resources due to varying sparsity patterns
- Uneven distribution of non-zeros leads to inefficiency




Acamar's Solution: Dynamic Reconfiguration at Two Levels

1. Solver-Level Reconfiguration

- Dynamically switch between JB, CG, and BiCG-STAB
- Ensures convergence for any matrix structure

2. Fine-Grained SpMV Reconfiguration

- Adapt resource allocation based on sparsity pattern
- Optimize unroll factor per matrix section








Further Optimization


- Minimizes reconfiguration overhead
- Balances between:
 - Resource utilization improvement
 - Reconfiguration cost
- Maintains performance while reducing reconfigurations by up to 80%





Experimental Results: Speedup

- Up to 11.61× speedup vs. unoptimized baseline
- Average 6× speedup across benchmarks
- Consistent improvements across diverse matrix structures






Performance Efficiency: FLOPS per area

- Acamar achieves 720 GFLOPS/mm2 average
- 2× more area efficient than static designs
- Enables multi-tenant execution on same FPGA

Key Benefits:

- Better resource sharing
- Higher computational density
- Lower cost per operation





Impact of Acamar

- Addresses inefficiency in modern supercomputers
- Enables more efficient scientific simulations
- Opens new research directions in adaptive computing





CASL @UMD CS

Learn more about our team:

casl.umd.edu.cs

Recent updates on Linked in;



https://www.linkedin.com/company/casl-research-group/



Sponsors:





