

Administrivia

- Exam #2 moved to April 24

CMSC 411

Computer Systems Architecture

Lecture 16 Instruction Level Parallelism (cont.)

Alan Sussman
als@cs.umd.edu

CMSC 411 - 16 (some from Patterson, Sussman, others)

2

Tomasulo Example Cycle 57

Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Write	Busy	Address
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4	5	Load2
MULTD	F0	F2	F4	3	15	16	Load3
SUBD	F8	F6	F2	4	7	8	
DIVD	F10	F0	F6	5	56	57	
ADD	F6	F8	F2	6	10	11	

Reservation Stations:

Time	Name	Busy	Op	<i>V_j</i>	<i>V_k</i>	<i>Q_j</i>	<i>Q_k</i>
Add1		No					
Add2		No					
Add3		No					
Mult1		No					
Mult2		Yes	DIVD	M*F4	M(A1)		

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
56	FU	M*F4	M(A2)	(M-M+N(M-M))	Result				

- Once again: In-order issue, out-of-order execution and out-of-order completion.

CMSC 411 - 16 (some from Patterson, Sussman, others)

3

Why can Tomasulo overlap loop iterations?

- Register renaming
 - Multiple iterations use different physical destinations for registers (dynamic loop unrolling).
- Reservation stations
 - Permit instruction issue to advance past integer control flow operations
 - Also buffer old values of registers - totally avoiding WAR stalls
- Other perspective: Tomasulo building data flow dependency graph on the fly

CMSC 411 - 16 (some from Patterson, Sussman, others)

4

2 Main Advantages w/ Tomasulo

1. Distribution of the hazard detection logic
 - distributed reservation stations and the CDB
 - If multiple instructions waiting on single result, & each instruction already has other operand, then instructions can be released simultaneously by broadcast on CDB
 - If a centralized register file were used, the units would have to read their results from the registers when register buses are available
2. Elimination of stalls for WAW and WAR hazards

CMSC 411 - 18 (some from Patterson, Sussman, others)

5

And In Conclusion ... #1

- Leverage Implicit Parallelism for Performance: Instruction Level Parallelism
- Loop unrolling by compiler to increase ILP
- Branch prediction to increase ILP
- Dynamic HW exploiting ILP
 - Works when can't know dependence at compile time
 - Can hide L1 cache misses
 - Code for one machine runs well on another

CMSC 411 - 18 (some from Patterson, Sussman, others)

7

Tomasulo Drawbacks

- Complexity
 - delays of 360/91, MIPS 10000, Alpha 21264
- Many associative stores (CDB) at high speed
- Performance limited by Common Data Bus
 - Each CDB must go to multiple functional units
⇒ high capacitance, high wiring density
 - Number of functional units that can complete per cycle limited to one!
 - » Solution is to use multiple CDBs ⇒ more FU logic for parallel associative stores
- Non-precise interrupts!
 - We will address this later

CMSC 411 - 18 (some from Patterson, Sussman, others)

6

And In Conclusion ... #2

- Reservations stations: *renaming* to larger set of registers + buffering source operands
 - Prevents registers as bottleneck
 - Avoids WAR, WAW hazards
 - Allows loop unrolling in HW
- Not limited to basic blocks (integer units get ahead, beyond branches)
- Helps cache misses as well
- Lasting Contributions
 - Dynamic scheduling
 - Register renaming
 - Load/store disambiguation
- 360/91 descendants are Intel Pentium 4, IBM Power 5/6, AMD Athlon/Opteron, ...

CMSC 411 - 18 (some from Patterson, Sussman, others)

8

ADDING SPECULATION TO TOMASULO'S ALGORITHM

CMSC 411 - 16 (some from Patterson, Sussman, others)

9

Speculation to greater ILP

- Greater ILP: Overcome control dependence by hardware speculating on outcome of branches and executing program as if guesses were correct
 - Speculation $\Rightarrow$ fetch, issue, and execute instructions as if branch predictions were always correct
 - Dynamic scheduling $\Rightarrow$ only fetches and issues instructions
- Essentially a **data flow execution model**: Operations execute as soon as their operands are available

CMSC 411 - 16 (some from Patterson, Sussman, others)

10

Speculation to greater ILP

- 3 components of HW-based speculation:
 1. Dynamic branch prediction to choose which instructions to execute
 2. Speculation to allow execution of instructions before control dependences are resolved
 - + ability to undo effects of incorrectly speculated sequence
 3. Dynamic scheduling to deal with scheduling of different combinations of basic blocks

speculatively executing
post-branch instructions

CMSC 411 - 16 (some from Patterson, Sussman, others)

11

Adding Speculation to Tomasulo

- Must separate execution from allowing instruction to finish or “commit”
 - This additional step called **instruction commit**
- When an instruction is no longer speculative, allow it to update the register file or memory
- Requires additional set of buffers to hold results of instructions that have finished execution but have not committed
 - This **reorder buffer (ROB)** is also used to pass results among instructions that may be speculated

CMSC 411 - 16 (some from Patterson, Sussman, others)

12

Reorder Buffer (ROB)

- In Tomasulo's algorithm, once an instruction writes its result, any subsequently issued instructions will find result in the register file
- With speculation, the register file is not updated until the instruction commits
 - know definitively that the instruction should execute
- Thus, the ROB supplies operands in interval between completion of instruction execution and instruction commit
 - ROB is a source of operands for instructions, just as reservation stations (RS) provide operands in Tomasulo's algorithm
 - ROB extends architecture registers like RS

CISC 411 - 16 (some from Patterson, Sussman, others)

13

Reorder Buffer Entry

- Each entry in the ROB contains four fields:

1. Instruction type

- a branch (has no destination result), a store (has a memory address destination), or a register operation (ALU operation or load, which has register destinations)

2. Destination

- Register number (for loads and ALU operations) or memory address (for stores) where the instruction result should be written

3. Value

- Value of instruction result until the instruction commits

4. Ready


- Indicates that instruction has completed execution, and the value is ready

CISC 411 - 16 (some from Patterson, Sussman, others)

14

Reorder Buffer operation

- Holds instructions in FIFO order, exactly as issued
- When instructions complete, results placed into ROB
 - Supplies operands to other instruction between execution complete & commit $\Rightarrow$ more registers like RS
 - Tag results with ROB buffer number instead of reservation station
- Instructions **commit** $\Rightarrow$ values at head of ROB placed in registers
- As a result, easy to undo speculated instructions on mispredicted branches or on exceptions



CISC 411 - 16 (some from Patterson, Sussman, others)

15

Recall: 4 Steps of Speculative Tomasulo Algorithm

1. Issue—get instruction from FP Op Queue

If reservation station and reorder buffer slot free, issue instr & send operands & reorder buffer no. for destination (this stage sometimes called "dispatch")

2. Execution—operate on operands (EX)

When both operands ready then execute; if not ready, watch CDB for result; when both in reservation station, execute; checks RAW (sometimes called "issue")

3. Write result—finish execution (WB)

Write on Common Data Bus to all awaiting FUs & reorder buffer; mark reservation station available.

4. Commit—update register with reorder result

When instr. at head of reorder buffer & result present, update register with result (or store to memory) and remove instr from reorder buffer. Mispredicted branch flushes reorder buffer (sometimes called "graduation")

CISC 411 - 16 (some from Patterson, Sussman, others)

16

[illegible]

The diagram illustrates the Reorder Buffer (ROB) and its interaction with other components in a processor:

- FP Op Queue:** A queue of floating-point operations waiting to be executed.
- Reorder Buffer (ROB):** A buffer that stores instructions and their results, ordered by completion time. It has columns for instruction address, instruction, and a 'Done?' flag. Instructions are ordered from oldest (bottom) to newest (top).
- Registers:** A set of registers used for storing data. The ROB points to the register used by an instruction (e.g., F10, F0).
- FP units:** Floating-point units that execute operations. They are connected to the ROB via reservation stations and multipliers.
- FP addresses:** The addresses of the FP units that are currently executing instructions from the ROB.
- FP multipliers:** Multipliers used by the FP units to perform multiplication and division operations.
- Reservation Stations:** Structures that store the results of operations performed by the FP units, waiting to be committed to the ROB.
- From Memory:** Data retrieved from memory, which is then stored in the ROB.
- To Memory:** Data sent from the ROB to memory.
- Done?:** A flag indicating whether an instruction has completed execution and its result is ready to be committed to the ROB.

The diagram illustrates the Reorder Buffer (ROB) and its interaction with other components in a processor. The ROB is a table that stores instructions and their results, ordered by their completion time. It is divided into columns for the instruction, the destination register, and the result. The ROB is connected to the FP Op Queue, which feeds instructions into it. The ROB is also connected to the Registers, which store the results of the instructions. The ROB is connected to the FP multipliers, which calculate the results of the instructions. The ROB is connected to the FP adders, which calculate the results of the instructions. The ROB is connected to the FP multipliers, which calculate the results of the instructions. The ROB is connected to the FP adders, which calculate the results of the instructions.

FP Op Queue		Reorder Buffer			Done?	
						ROB7
						ROB6
						ROB5
						ROB4
		F2	DIVD F2, F10, F6	N		ROB3
		F10	ADDD F10, F4, F0	N		ROB2
		F0	LD F0, 10(R2)	N		ROB1

Registers

Dest	Instruction	Register
2	ADDD R(F4)	ROB1

FP adders

FP multipliers

Dest	Instruction	Register
3	DIVD	ROB2, R(F6)

Reservation Stations

Dest	Value
1	10+R2

To Memory

from Memory

Newest (indicated by a green arrow pointing down)

Oldest (indicated by a red arrow pointing up)

The diagram illustrates the Reorder Buffer (ROB) and its interaction with FP registers and reservation stations.

FP Op Queue: A queue of floating-point operations waiting to be executed.

Reorder Buffer (ROB): A buffer that stores instructions in program order. It contains entries for F0, F4, --, F2, F10, and F0. Each entry includes the instruction and a "Done?" flag. The ROB is linked to a "Newest" (top) and "Oldest" (bottom) pointer, indicated by a green arrow.

Registers: A set of registers used for floating-point operations. The diagram shows two registers with their destinations and values:

- Register 2: `ADDD R(F4), ROB1`
- Register 6: `ADDD ROB5, R(F6)`


Reservation Stations: Structures that hold instructions waiting to be executed. They are linked to FP registers and FP multipliers.

- Reservation Station 1: `ADDD R(F4), ROB1`
- Reservation Station 2: `ADDD ROB5, R(F6)`
- Reservation Station 3: `DIVD ROB2, R(F6)`

FP addresses and FP multipliers: These are the destinations for the floating-point operations. The diagram shows two FP addresses and two FP multipliers.

From Memory: A section showing the results of memory operations, including a destination register (1) and a value (10+R2), and a destination register (5) and a value (0+R3).


Tomasulo With Reorder buffer:



CMSC 411 - 16 (some from Patterson, Sussman, others)

21


Tomasulo With Reorder buffer:



CMSC 411 - 16 (some from Patterson, Sussman, others)

22


Tomasulo With Reorder buffer:



CMSC 411 - 16 (some from Patterson, Sussman, others)

23


Tomasulo With Reorder buffer:



CMSC 411 - 16 (some from Patterson, Sussman, others)

24

Avoiding Memory Hazards



Getting CPI under 1: Outline

- **More ILP**
 - VLIW
 - branch target buffer
 - return address predictor
 - superscalar
 - more register renaming
 - value prediction
 - conditional instructions
 - speculative loads
 - superscalar
 - Limits to ILP

Getting CPI below 1

- $CPI \geq 1$ if issue only 1 instruction every clock cycle
- Multiple-issue processors come in 3 flavors:
 1. statically-scheduled *superscalar* processors,
 2. dynamically-scheduled superscalar processors, and
 3. VLIW (very long instruction word) processors
- 2 types of superscalar processors issue varying numbers of instructions per clock
 - use in-order execution if they are statically scheduled, or
 - out-of-order execution if they are dynamically scheduled
- VLIW processors, in contrast, issue a fixed number of instructions formatted either as one large instruction or as a fixed instruction packet with the parallelism among instructions explicitly indicated by the instruction (Intel/HP Itanium)

VLIW: Very Large Instruction Word

- Each “instruction” has explicit coding for multiple operations
 - In IA-64, grouping called a “packet”
 - In Transmeta, grouping called a “molecule” (with “atoms” as ops)
- Tradeoff instruction space for simple decoding
 - The long instruction word has room for many operations
 - By definition, all the operations the compiler puts in the long instruction word are independent => execute in parallel
 - E.g., 2 integer operations, 2 FP ops, 2 Memory refs, 1 branch
 - » 16 to 24 bits per field => 7*16 or 112 bits to 7*24 or 168 bits wide
 - Need compiling technique that schedules across several branches