
CMSC 411
Computer Systems Architecture
Lecture 24
Multiprocessors, cont.

Alan Sussman
als@cs.umd.edu

Administrivia

- Exam #2 returned today
 - Mean: 54 StDev: 20
- Homework #5 due today
- Homework #6 posted and due next Tuesday
- Practice final exam posted by Thursday
- Course evaluations open, at <https://CourseEvalUM.umd.edu>
- Final exam Tuesday, May 20, 1:30-3:30PM

CMSC 411 - 24 (some from Patterson, Sussman, others)

2

Outline


- Review
- Coherence
- Write Consistency
- Administrivia
- Snooping
- Building Blocks
- Snooping protocols and examples
- Coherence traffic and Performance on MP
- Directory-based protocols and examples
- Conclusion

CMSC 411 - 24 (some from Patterson, Sussman, others)

3

CPU -Cache State Machine

- State machine for CPU requests for each memory block
- Invalid state if in memory



CMSC 411 - 23 (some from Patterson, Sussman, others)

4

State Transition Diagram for Directory

- Same states & structure as the transition diagram for an individual cache
- 2 actions: update of directory state & send messages to satisfy requests
- Tracks all copies of memory block
- Also indicates an action that updates the sharing set, **Sharers**, as well as sending a message


CMSC 411 - 23 (some from Patterson, Sussman, others)

5

Directory State Machine

- State machine for **Directory** requests for each **memory block**

- Uncached state if in memory



CMSC 411 - 23 (some from Patterson, Sussman, others)

6

Example Directory Protocol

- Message sent to directory causes two actions:
 - Update the directory
 - More messages to satisfy request
- Block is in **Uncached** state: the copy in memory is the current value; only possible requests for that block are:
 - **Read miss**: requesting processor sent data from memory & requestor made only sharing node; state of block made Shared.
 - **Write miss**: requesting processor is sent the value & becomes the Sharing node. The block is made Exclusive to indicate that the only valid copy is cached. Sharers indicates the identity of the owner.
- Block is **Shared** => the memory value is up-to-date:
 - **Read miss**: requesting processor is sent back the data from memory & requesting processor is added to the sharing set.
 - **Write miss**: requesting processor is sent the value. All processors in the set Sharers are sent invalidate messages, & Sharers is set to identity of requesting processor. The state of the block is made Exclusive.

CMSC 411 - 23 (some from Patterson, Sussman, others)

7

Example Directory Protocol

- Block is **Exclusive**: current value of the block is held in the cache of the processor identified by the set Sharers (the owner) => three possible directory requests:
 - **Read miss**: owner processor sent data fetch message, causing state of block in owner's cache to transition to Shared and causes owner to send data to directory, where it is written to memory & sent back to requesting processor. Identity of requesting processor is added to set Sharers, which still contains the identity of the processor that was the owner (since it still has a readable copy). State is shared.
 - **Data write-back**: owner processor is replacing the block and hence must write it back, making memory copy up-to-date (the home directory essentially becomes the owner), the block is now Uncached, and the Sharer set is empty.
 - **Write miss**: block has a new owner. A message is sent to old owner causing the cache to send the value of the block to the directory from which it is sent to the requesting processor, which becomes the new owner. Sharers is set to identity of new owner, and state of block is made Exclusive.

CMSC 411 - 23 (some from Patterson, Sussman, others)

8

Example

Processor 1														Processor 2						Interconnect				Directory				Memory	
step		P1						P2						Bus						Directory						Memory			
		State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	Value	Addr	State	Procs	Value												
P1: Write 10 to A1																													
P1: Read A1																													
P2: Read A1																													
P2: Write 20 to A1																													
P2: Write 40 to A2																													

A1 and A2 map to the same cache block

Example

	Processor 1			Processor 2			Interconnect			Directory			Memory	
	<i>P1</i>			<i>P2</i>			<i>Bus</i>			<i>Directory</i>		<i>Memory</i>		
<i>step</i>	<i>State</i>	<i>Addr</i>	<i>Value</i>	<i>State</i>	<i>Addr</i>	<i>Value</i>	<i>Action</i>	<i>Proc.</i>	<i>Addr</i>	<i>Value</i>	<i>Addr</i>	<i>State</i>	<i>Procs</i>	<i>Value</i>
P1: Write 10 to A1							<i>WrMs</i>	P1	A1		<i>A1</i>	<i>Ex</i>	<i>[P1]</i>	
	<i>Excl.</i>	<i>A1</i>	<i>10</i>				<i>DaRp</i>	P1	A1	0				
P1: Read A1														
P2: Read A1														
P2: Write 20 to A1														
P2: Write 40 to A2														

A1 and A2 map to the same cache block

Example

Processor 1														Processor 2			Interconnect			Directory			Memory
	P1				P2				Bus				Directory				Memor						
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	Procs	Value									
P1: Write 10 to A1							WrMs	P1	A1		A1	Ex	[P1]										
	Excl.	A1	10				DaRp	P1	A1	0													
P1: Read A1	Excl.	A1	10																				
P2: Read A1																							
P2: Write 20 to A1																							
P2: Write 40 to A2																							

A1 and A2 map to the same cache block

Example

	Processor 1			Processor 2			Interconnect			Directory			Memory	
step	P1 State	P1 Addr	P1 Value	P2 State	P2 Addr	P2 Value	Bus Action	Proc.	Addr	Value	Directory Addr	Directory State	Directory {Procs}	Memory Value
P1: Write 10 to A1							WrMs	P1	A1		A1	Ex	{P1}	
P1: Read A1	Excl.	A1	10				DaRp	P1	A1	0				
P2: Read A1				Shar.	A1		RdMs	P2	A1					
	Shar.	A1	10				Ftch	P1	A1	10	A1			10
				Shar.	A1	10	DaRp	P2	A1	10	A1	Shar.	{P1,P2}	10
P2: Write 20 to A1														
P2: Write 40 to A2														

Write Back

A1 and A2 map to the same cache block

Example

	Processor 1			Processor 2			Interconnect			Directory			Memory	
	P1			P2			Bus				Directory			Memor
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	{Procs}	Value
P1: Write 10 to A1							WrMs	P1	A1					
	Excl.	A1	10				DaRp	P1	A1	0	A1	Ex	{P1}	
P1: Read A1	Excl.	A1	10											
P2: Read A1														
	Shar.	A1	10	Shar.	A1		RdMs	P2	A1					
							Fetch	P1	A1	10	A1			10
				Shar.	A1	10	DaRp	P2	A1	10	A1	Shar.	{P1,P2}	10
P2: Write 20 to A1				Excl.	A1	20	WrMs	P2	A1					10
	Inv.						Invalid.	P1	A1		A1	Excl.	{P2}	10
P2: Write 40 to A2														

A1 and A2 map to the same cache block

CMSC 411 - 24 (some from Patterson, Sussman, others)

13

A Popular Middle Ground

- Two-level “hierarchy”
- Individual nodes are multiprocessors, connected non-hierarchically
 - e.g. mesh of SMPs
- Coherence across nodes is directory-based
 - directory keeps track of nodes, not individual processors
- Coherence within nodes is snooping or directory
 - orthogonal, but needs a good interface of functionality
- SMP on a chip directory + snoop?

CMSC 411 - 24 (some from Patterson, Sussman, others)

15

Example

	Processor 1			Processor 2			Interconnect			Directory			Memory	
	P1			P2			Bus				Directory		Memory	
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	{Procs}	Value
P1: Write 10 to A1							WrMs	P1	A1		A1	Ex	{P1}	
	Excl.	A1	10				DaRp	P1	A1	0				
P1: Read A1	Excl.	A1	10											
P2: Read A1														
	Shar.	A1	10	Shar.	A1		RdMs	P2	A1					
							Fetch	P1	A1	10	A1			10
				Shar.	A1	10	DaRp	P2	A1	10	A1	Shar.	{P1,P2}	10
P2: Write 20 to A1				Excl.	A1	20	WrMs	P2	A1					10
	Inv.						Invalid.	P1	A1		A1	Excl.	{P2}	10
P2: Write 40 to A2							WrMs	P2	A2		A2	Excl.	{P2}	0
							WrBk	P2	A1	20	A1	Unca.	{}	20
				Excl.	A2	40	DaRp	P2	A2	0	A2	Excl.	{P2}	0

A1 and A2 map to the same cache block

CMSC 411 - 24 (some from Patterson, Sussman, others)

14

And in Conclusion ...

- Caches contain all information on state of cached memory blocks
- Snooping cache over shared medium for smaller MP by invalidating other cached copies on write
- Sharing cached data $\Rightarrow$ Coherence (values returned by a read), Consistency (when a written value will be returned by a read)
- Snooping and Directory Protocols similar; bus makes snooping easier because of broadcast (snooping $\Rightarrow$ uniform memory access)
- Directory has extra data structure to keep track of state of all cache blocks
- Distributing directory $\Rightarrow$ scalable shared address space multiprocessor $\Rightarrow$ Cache coherent, Non uniform memory access

CMSC 411 - 24 (some from Patterson, Sussman, others)

16

Consistency Models

- Will discuss four:

- *sequential consistency* – looks as if a single total ordering of all accesses
- *processor consistency* – each processor's writes seen in program order elsewhere
- *weak consistency* – distinguishes between *sync* and *regular* accesses, can't move regular accesses past sync accesses
- *release consistency* – distinguish between *acquire* and *release* sync ops

CMSC 411 - 24 (some from Patterson, Sussman, others)

17

Memory consistency: Expected Behavior

Could this happen on a single-processor machine?

(x,y initially 0)		(x,y initially 0)		(x,y initially 0)		(x,y initially 0)	
P ₁	P ₂	P ₁	P ₂	P ₁	P ₂	P ₁	P ₂
w(x)1	w(y)1	w(x)1	w(y)1	w(x)1	w(y)1	w(x)1	w(y)1
r(y)1	r(x)1	r(y)1	r(x)0	r(y)0	r(x)1	r(y)0	r(x)0
YES!		YES!		YES!		No!	


Assuming accesses atomic, can not come up w/ a single ordering that works.

→ Sequential Consistency

CMSC 411 - 24 (some from Patterson, Sussman, others)

18

Processor Consistency



CMSC 411 - 24 (some from Patterson, Sussman, others)

19

Consistency

P ₁	P ₂	P ₃	P ₄
w(x)2	w(z)4		
w(y)3	w(t)5		
		r(x)2	r(z)4
		r(y)3	r(t)5
		r(z)0	r(x)0
		r(t)0	r(y)0

Sequentially consistent? No.

Processor consistent? Yes.

CMSC 411 - 24 (some from Patterson, Sussman, others)

20

Weak Consistency

Distinguish between synchronization and “regular” accesses.

- 1) all writes complete before sync
- 2) all syncs complete reads




CMSC 411 - 24 (some from Patterson, Sussman, others)

21

Release Consistency

Distinguish between synchronization and “regular” accesses.

- 1) all writes complete before sync
- 2) all syncs complete reads




CMSC 411 - 24 (some from Patterson, Sussman, others)

22

Distributed Shared Memory

- What is DSM?
 - Abstraction of shared memory supported by software.



- Why DSM?
 - Easier to program.
 - Shared memory becoming more common.

CMSC 411 - 24 (some from Patterson, Sussman, others)

23