Exploiting the DRAM rowhammer bug to gain kernel privileges

How to cause and exploit single bit errors

Mark Seaborn and Thomas Dullien

Bit flips!

This talk is about single bit errors -- i.e. bit flips:

- How to cause them
- How to exploit them

Specifically: bit flips caused by the "rowhammer" bug

The rowhammer DRAM bug

Repeated row activations can cause bit flips in adjacent rows

- A fault in many DRAM modules, from 2010 onwards
- Bypasses memory protection: One process can affect others
- The three big DRAM manufacturers all shipped memory with this problem
 - A whole generation of machines

Overview of talk

- How to cause bit flips by row hammering
- Proof-of-concept exploits
- Mitigations and the industry's response
- Topics covered in our Project Zero blog post
- Plus things we've learned since the blog post
 - Rowhammer from Javascript?

Exploiting random bit flips

How would one exploit a truly random bit flip in physical memory?

2003 paper:

"Using Memory Errors to Attack a Virtual Machine"

- by Sudhakar
 Govindavajhala,
 Andrew Appel
- Escape from Java VM



Exploiting random bit flips

How would one exploit a truly random bit flip in physical memory?

- Generic strategy:
 - Identify data structure that, if randomly bit-flipped, yields improved privileges
 - Fill as much memory as possible with this data structure
 - \circ Wait for the bit flip to occur
- Apply this to JVM:
 - Spray memory with references
 - Bit flip causes reference to point to object of wrong type

Types of memory error

Totally random (e.g. cosmic ray) vs. repeatable

Rowhammer is inducable by software, and often repeatable

- Similar exploit techniques can be used in both cases
- But repeatable bit flips offer more control

(Diagram from Kim et al)

Intro to DRAM

- Cells are capacitors \rightarrow refresh contents every 64ms
- "Analogue" device \rightarrow sense amplifiers
- Accessed by row \rightarrow "currently activated row", row buffer



DRAM disturbance errors

- Cells smaller and closer together
 - <40nm process
- Electrical coupling between rows
 - "Word line to word line coupling"
 - "Passing gate effect"
- Activating a row too often causes "disturbance errors"
 - Can be as low as 98,000 activations (8% of spec)
 - DDR3 spec allows upto 1,300,000 activations
 - Insufficient testing by manufacturers?



Timeline: 2014

Summer:

"Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors"

-- Yoongu Kim, Ross Daly, Jeremie Kim, Chris Fallin, Ji Hye Lee, Donghyuk Lee, Chris Wilkerson, Konrad Lai, Onur Mutlu, at CMU

- 5th September: Read the paper
- 9th September: Repro'd bit flips on spare laptop using Memtest
- Also tested some desktops
 - but they had ECC -- a pretty good mitigation

DRAM badness by year



(Graph from Kim et al)

Figure 3. Normalized number of errors vs. manufacture date

How to row hammer on x86

code1a:

mov (X), %eax	// Read from address X
mov (Y), %ebx	// Read from address Y
clflush (X)	<pre>// Flush cache for address X</pre>
clflush (Y)	<pre>// Flush cache for address Y</pre>
// mfence jmp codela	<pre>// In CMU paper, but not actually needed</pre>

- Requirement #1: Bypass the cache \rightarrow x86 CLFLUSH instruction
 - Unprivileged instruction
 - No way to disable it (unlike e.g. RDTSC)

How to row hammer on x86

code1a:

mov (X), %eax // Read from address X
mov (Y), %ebx // Read from address Y
clflush (X) // Flush cache for address X
clflush (Y) // Flush cache for address Y
// mfence // In CMU paper, but not actually needed
jmp codela

- Requirement #2: Search for bad rows
 - Some DRAM modules have more bad rows than others
 - Allocate big chunk of memory, try many addresses

How to row hammer on x86

code1a:

mov (X), %eax // Read from address X
mov (Y), %ebx // Read from address Y
clflush (X) // Flush cache for address X
clflush (Y) // Flush cache for address Y
// mfence // In CMU paper, but not actually needed
jmp codela

- DRAM is divided into **banks** \rightarrow each has its own **current row**
- Requirement #3: Pick >=2 addresses
 - Map to **different rows** in the **same bank**
 - "Row-conflict address pair"

Row-conflict address pairs

Could use physical addresses

- Memtest: runs in supervisor mode (bare metal)
- On Linux: could use /proc/\$PID/pagemap

CMU paper uses: Y = X + 8MB

Row #	Bank 0	Bank 1	Bank 2	 Bank 7
0	0	0x2000	0x4000	 0xe000
1	0x10000	0x12000	0x14000	 0x1e000
128	0x800000	0x802000	0x804000	 0x80e000

Row-conflict address pairs

Pick address pairs **randomly**

- 8 banks \rightarrow 1/8 chance of getting a row-conflict pair
- Insight on 18th Sept, ~2 weeks after reading paper
 Repro'd bit flips in userland, under Linux

Row #	Bank 0	Bank 1	Bank 2	 Bank 7
0	0	0x2000	0x4000	 0xe000
1	0x10000	0x12000	0x14000	 0x1e000
2	0x20000	0x22000	0x24000	 0x2e000
3	0x30000	0x32000	0x34000	 0x3e000

Address selection

Refinement: Try hammering >2 addresses, e.g. 4 or 8

- Tests more rows at a time
- Increases chances of row conflicts
- Hardware can often queue multiple accesses

Row #	Bank 0	Bank 1	Bank 2	 Bank 7
0	0	0x2000	0x4000	 0xe000
1	0x10000	0x12000	0x14000	 0x1e000
2	0x20000	0x22000	0x24000	 0x2e000
3	0x30000	0x32000	0x34000	 0x3e000

Double-sided row hammering

- Activate *both* neighbours of a row, not just one
- Less data: Existing papers haven't explored this

Row #	Bank 0	Bank 1	Bank 2	 Bank 7
0	0	0x2000	0x4000	 0xe000
1	0x10000	0x12000	0x14000	 0x1e000
2	0x20000	0x22000	0x24000	 0x2e000
3	0x30000	0x32000	0x34000	 0x3e000
4	0x40000	0x42000	0x44000	 0x4e000
5	0x50000	0x52000	0x54000	 0x5e000

Double-sided row hammering

- Figure out DRAM address mapping:
 - by bit flips observed
 - \circ by timing
- Picking addresses:
 - Using physical addresses -- /proc/PID/pagemap, disabled
 - Huge pages (2MB) -- not disabled
 - Other chunks of contiguous physical memory



Querying DRAM's SPD data

```
$ sudo decode-dimms
```

```
...
---== Memory Characteristics ===---
Fine time base 2.500 ps
Medium time base 0.125 ns
Maximum module speed 1333MHz (PC3-10666)
Size 4096 MB
Banks x Rows x Columns x Bits 8 x 15 x 10 x 64
Ranks 2
```

```
. . .
```

 \rightarrow 2^15 rows. Each contains 2^10 * 64 bits = 8 kbytes.

Result: rowhammer-test

- <u>https://github.com/google/rowhammer-test</u>
- Runs in userland
 - Allocates 1GB, looks for bit flips in this
- Risky: Could corrupt other processes or the kernel
 In practice, it rarely does

Iteration 4 (after 4.42s)

Took 99.7 ms per address set

Took 0.997074 sec in total for 10 address sets

Took 23.080 nanosec per memory access (for 43200000 memory accesses)

This gives 346614 accesses per address per 64 ms refresh period

Checking for bit flips took 0.104433 sec

Testing more machines

2014 timeline:

- 7th Oct (4.5 weeks in): NaCI exploit working
- 23rd Oct (~7 weeks in): Testing more laptops \rightarrow got repros

#	Laptop model	Laptop year	CPU family (microarch)	DRAM manufacturer	Saw bit flip
1	Model #1	2010	Family V	DRAM vendor E	yes
2	Model #2	2011	Family W	DRAM vendor A	yes
3	Model #2	2011	Family W	DRAM vendor A	yes
4	Model #2	2011	Family W	DRAM vendor E	no
5	Model #3	2011	Family W	DRAM vendor A	yes

Further refinements

- Easy: Use timing to find row-conflict pairs
 Find bad rows quicker
- Easy: Hammer for 128ms (= 64ms refresh period * 2)
 - Maximise row activations between refreshes
 - Maximise chance of disturbing a bad row
- Harder: 2-sided row hammering
 - Requires more knowledge of physical addresses

Exploitability

- Systems rely on memory staying constant!
- Two exploits:
 - Native Client (NaCl) sandbox in Chrome
 - bit flip in validated-to-be-safe code
 - easier: can read code to see bit flips
 - Linux kernel privilege escalation
 - bit flip in page table entries (PTEs)
 - gain RW access to a page table
- Dense data structures

Intro to Native Client (NaCl)

- Sandbox for running native code (C/C++)
- Part of Chrome
- Similar to Asm.js, but code generator is not trusted
- "Safe" subset of x86 -- "Software Fault Isolation"
 - Executable (*nexe*) checked by x86 validator
 - But it allowed CLFLUSH -- "safe in principle"
- Two variants:
 - PNaCl, on open web. Runs *pexe* (LLVM bitcode): compiled to *nexe* by in-browser *translator*. No CLFLUSH?
 - NNaCl, in Chrome Web Store. Could use CLFLUSH.
- Disclosure: I work on NaCl :-)

NaCl exploit

Safe instruction sequence:

andl \$~31, %eax	<pre>// Truncate address to 32 bits</pre>
	<pre>// and mask to be 32-byte-aligned.</pre>
addq %r15, %rax	// Add %r15, the sandbox base address.
jmp *%rax	// Indirect jump.

NaCl sandbox model:

- Prevent jumping into the middle of an x86 instruction
- Indirect jumps can only target 32-byte-aligned addresses

NaCl exploit

Bit flips make instruction sequence unsafe:

andl \$~31, %<mark>eax</mark> // Truncate address to 32 bits

// and mask to be 32-byte-aligned.

addq %r15, %rax // Add %r15, the sandbox base address. jmp *%rax // Indirect jump.

e.g. %<mark>eax</mark> → %<mark>ecx</mark>

• Allows jumping to a non-32-byte-aligned address

NaCl exploit

Bit flips make instruction sequence unsafe:

andl \$~31, %<mark>eax</mark> // Truncate address to 32 bits

// and mask to be 32-byte-aligned.

addq %<mark>r15</mark>, %<mark>rax</mark> // Add %r15, the sandbox base address.

jmp *%rax // Indirect jump.

- Create many copies of this sequence -- dyncode_create()
 Look for bit flips -- code is readable
- Exploit handles changes to register numbers
 - Can exploit 13% of possible bit flips
 - Test-driven development

NaCI sandbox address space

Total size: 1GB or 4GB

stack (initial thread)	read+write	
available for mmap()	anything but exec	
nexe rwdata segment	read+write	variable size
nexe rodata segment	read	variable size
dynamic code area	read+exec	~256MB
nexe code segment	read+exec	variable size
NaCl syscall trampolines	read+exec	64k
zero page	no access	64k

Hiding unsafe code in NaCl

This conceals:

20ea2:	<mark>0f 05</mark>	syscall						
20ea4:	<mark>eb 0c</mark>	jmp	//	Jump	to	next	hidden	instr
20ea6:	f4	hlt	//	Paddi	ing			

NaCI mitigations

- Disallow CLFLUSH
- Hide code?
 - Might not help

Kernel exploit

- x86 page tables entries (PTEs) are **dense and trusted**
 - They control access to physical memory
 - A bit flip in a PTE's physical page number can give a process access to a different physical page
- Aim of exploit: Get access to a page table
 - Gives access to all of physical memory
- Maximise chances that a bit flip is useful:
 - Spray physical memory with page tables
 - Check for useful, repeatable bit flip first

x86-64 Page Table Entries (PTEs)

- Page table is a 4k page containing array of 512 PTEs
- Each PTE is 64 bits, containing:



Figure 5-21. 4-Kbyte PTE—Long Mode

- Could flip:
 - \circ "Writable" permission bit (RW): 1 bit \rightarrow 2% chance
 - Physical page number: 20 bits on 4GB system \rightarrow 31% chance



...



Virtual Address Space



What happens when we map a file with read-write permissions?

... Physical Virtual Address

Memory

Space

What happens when we map a file with read-write permissions? Indirection via page tables.

What happens when we repeatedly map a file with read-write permissions?



Virtual Address Space

...

Virtual Address Space Physical Memory What happens when we repeatedly map a file with read-write permissions?

...

What happens when we repeatedly map a file with read-write permissions?

PTEs in physical memory help resolve virtual addresses to physical pages.





What happens when we repeatedly map a file with read-write permissions?

PTEs in physical memory help resolve virtual addresses to physical pages.

We can fill physical memory with PTEs.

Virtual Address Space



. . .



What happens when we repeatedly map a file with read-write permissions?

PTEs in physical memory help resolve virtual addresses to physical pages.

We can fill physical memory with PTEs.

Each of them points to pages in the same physical file mapping.

Virtual Address Space



What happens when we repeatedly map a file with read-write permissions?

PTEs in physical memory help resolve virtual addresses to physical pages.

We can fill physical memory with PTEs.

Each of them points to pages in the same physical file mapping.

If a bit in the right place in the PTE flips ...

Virtual Address Space



What happens when we repeatedly map a file with read-write permissions?

PTEs in physical memory help resolve virtual addresses to physical pages.

We can fill physical memory with PTEs.

Each of them points to pages in the same physical file mapping.

If a bit in the right place in the PTE flips ...

... the corresponding virtual address now points to a wrong physical page - with RW access.

Virtual Address Space



Virtual Address Space Physical Memory What happens when we repeatedly map a file with read-write permissions?

PTEs in physical memory help resolve virtual addresses to physical pages.

We can fill physical memory with PTEs.

Each of them points to pages in the same physical file mapping.

If a bit in the right place in the PTE flips ...

... the corresponding virtual address now points to a wrong physical page - with RW access.

Chances are this wrong page contains a page table itself.



Virtual Address Space Physical Memory What happens when we repeatedly map a file with read-write permissions?

PTEs in physical memory help resolve virtual addresses to physical pages.

We can fill physical memory with PTEs.

Each of them points to pages in the same physical file mapping.

If a bit in the right place in the PTE flips ...

... the corresponding virtual address now points to a wrong physical page - with RW access.

Chances are this wrong page contains a page table itself.

An attacker that can read / write page tables ...



What happens when we repeatedly map a file with read-write permissions?

PTEs in physical memory help resolve virtual addresses to physical pages.

We can fill physical memory with PTEs.

Each of them points to pages in the same physical file mapping.

If a bit in the right place in the PTE flips ...

... the corresponding virtual address now points to a wrong physical page - with RW access.

Chances are this wrong page contains a page table itself.

An attacker that can read / write page tables can use that to map **any** memory read-write.

Exploit strategy

Privilege escalation in 7 easy steps ...

- 1. Allocate a large chunk of memory
- 2. Search for locations prone to flipping
- 3. Check if they fall into the "right spot" in a PTE for allowing the exploit
- 4. Return that particular area of memory to the operating system
- 5. Force OS to re-use the memory for PTEs by allocating massive quantities of address space
- 6. Cause the bitflip shift PTE to point into page table
- 7. Abuse R/W access to all of physical memory

... but wait ...

In theory, theory and practice are the same.

Exploit strategy

Privilege escalation in 7 easy steps ...

- 1. Allocate a large chunk of memory
- 2. Search for locations prone to flipping
- 3. Check if they fall into the "right spot" in a PTE for allowing the exploit
- 4. Return that particular area of memory to the operating system
- 5. Force OS to re-use the memory for PTEs by allocating massive quantities of address space
- 6. Cause the bitflip **shift PTE to point into page table**
- 7. Abuse R/W access to all of physical memory



Virtual Address Space Physical Memory In practice there are many complications.

The biggest one: **If** the file is contiguous in physical memory, **and** one of the lower bits flip ...



In practice there are many complications.

The biggest one: **If** the file is contiguous in physical memory, **and** one of the lower bits flip ...

... we shift where the PTE points to, but that may still point to our mapped file - which doesn't help us.

Virtual Address Space



...



In practice there are many complications.

The biggest one: **If** the file is contiguous in physical memory, **and** one of the lower bits flip ...

... we shift where the PTE points to, but that may still point to our mapped file - which doesn't help us. We had RW access to our mapped file beforehand.

Solution: Aggressively fragment the file data across physical memory.

Virtual Address Space

1 <mark>00</mark> 11101110001101001101010100101000001001	4 1	٩Β
10.D10010100000000100111D011100D110001D1010D.00D111000111.010111	4 1	ΜВ
00 <mark>D</mark> 0110000111D0111011.1D110011101100101001010101	4 1	ΜВ
1001000001101111110010001000010110100000	4 1	ΜВ
	5 1	MB
	5 1	MB
	5	
	21	
	51	MВ
1101 <mark>0</mark> 011000111101010 <mark>0</mark> 101101111001011110101001011101011101011100010	6	٩В
0011 <mark>DD0100D1000110D10100<u>D00</u>11100<u>D0.</u>101D100<u>0000111D</u>00<u>1110</u>D11100</mark>	6	ΜВ
110101 <mark>DD</mark> 11110101000 <mark>D10D1DD01001D11000101010D0D0111D0D00D0</mark> D000000	6	ΜВ
0.00 <mark>D1D10001001D000010.011111001D0000D010000D110D010011D</mark> 00000111	6	ΜВ
0100106D000D0D1010001100011D01116D0D16D10101010	7 1	ΜВ
	7 1	MB
	71	MR
	÷ ;	MB
	6	
	8 1	MВ
	8 1	٩В
00 <u>1</u> 11111 <mark>.D0D1DD001<u>0</u>0100111<u>001DD001DD100111DD001D01D01001D01001D100100</u></mark>	8 1	ΜВ
01 <mark>D</mark> 001111101000111 <mark>D</mark> 1011100 <mark>D1D</mark> 1000016 <mark>DDDD1111D</mark> 110010001110110.111	91	ΜВ
1010011100111 <mark>D0111D1101101D010100D0101001D</mark> 01010 <mark>D011101010101010000</mark>	9	MВ
0D01.111D01D1011010D1111011D06D110016D100D0D0101100111.0D1011101	91	ΜВ
0716,0100101100000000000101001001001011111010	9 1	MB
	10	MR
	10	MR
	10	MB
00010000101110000000111100001000100010	10 10 10	MB MB
001000101110010000001111010000011000001111	10 10 10 10	MB MB MB
Contended and the second secon	10 10 10 10 11	MB MB MB MB
Collected 11D01000000111110100000011D0101011110000011D010101101	10 10 10 10 11	MB MB MB MB
00100010111001000000111101000001100001111	10 10 10 11 11 11	MB MB MB MB MB MB
10101010101010101010100000000000000000	10 10 10 11 11 11 11	MB MB MB MB MB MB
C:C:C:C:C:C:C:C:C:C:C:C:C:C:C:C:C:C:C:	10 10 10 11 11 11 11 12	MB MB MB MB MB MB MB
10101000101100000001111100000011000010110000	10 10 10 11 11 11 11 12 12	MB MB MB MB MB MB MB MB
10101010101010101000001101000001101000011010	10 10 10 11 11 11 11 12 12 12	MB MB MB MB MB MB MB MB MB
10101010101010101010101010101010101010	10 10 10 11 11 11 12 12 12 12	MB MB MB MB MB MB MB MB MB
10101010101010101010000011000000100000101	10 10 10 11 11 11 12 12 12 12 12	MB MB MB MB MB MB MB MB MB MB
1110101010101010101010000000000000000	10 10 10 11 11 11 12 12 12 12 13	MB MB MB MB MB MB MB MB MB MB
1010101010101010101000000000000000000	10 10 10 11 11 11 12 12 12 12 13 13	MB MB MB MB MB MB MB MB MB MB MB
10101000101010101010101010101010101010	10 10 10 11 11 11 12 12 12 12 13 13 13	MB MB MB MB MB MB MB MB MB MB MB
1010101010101010101000000000000000000	10 10 10 11 11 11 12 12 12 12 13 13 13 13	MB MB MB MB MB MB MB MB MB MB MB MB
1110101010101010101000000000000000000	10 10 10 11 11 11 11 12 12 12 12 12 13 13 13 13 14	MB MB MB MB MB MB MB MB MB MB MB MB
1110101010101010101010101000000000000	10 10 10 11 11 11 12 12 12 12 12 13 13 13 14 14	MB MB MB MB MB MB MB MB MB MB MB MB MB M
1010101010101010101010000000000000000	10 10 10 11 11 11 12 12 12 12 12 13 13 13 14 14 14	MB MB MB MB MB MB MB MB MB MB MB MB MB M
1010101010101010101000000000000000000	10 10 10 11 11 11 11 12 12 12 12 13 13 13 13 14 14 14	MB MB MB MB MB MB MB MB MB MB MB MB MB M
1010101010101010101000000000000000000	10 10 10 11 11 11 12 12 12 12 13 13 13 13 14 14 14 14	MB MB MB MB MB MB MB MB MB MB MB MB MB M
1010101010101010101010000000000000000	10 10 10 11 11 11 12 12 12 13 13 13 14 14 14 14 15 15	MB MB MB MB MB MB MB MB MB MB MB MB MB M
10101010101010101010000001100000010100010010010010010000	$\begin{array}{c} 10\\ 10\\ 10\\ 11\\ 11\\ 11\\ 12\\ 12\\ 12\\ 12\\ 13\\ 13\\ 13\\ 14\\ 14\\ 14\\ 14\\ 15\\ 15\\ 15\\ 15\\ \end{array}$	MB MB MB MB MB MB MB MB MB MB MB MB MB M
1010101010101010101000000000000000000	10 10 10 11 11 11 12 12 12 12 13 13 13 13 14 14 14 14 15 15	MB MB MB MB MB MB MB MB MB MB MB MB MB M

	20	MD
	20	I'ID
	28	MB
· · · · · · · · · · · · · · · · · · ·	28	MB
<mark>011011</mark> .10100101010 <mark>D001000010</mark> D11D	29	MB
1D1110D16D100110101010116D0116D0001100D0011001.10001001000001D	29	MB
	29	MB
	20	MR
	20	MD
	20	MD
	30	MB
	30	MB
	30	MB
	31	MB
	32	MR
	22	MD
	22	MD
	32	MB
	32	MB
1000001111111111010 <mark>DD</mark> 111 <u>0</u> D1011011111111101111D. <u>0</u> 11101 <mark>DD</mark> 1101.D11	33	MB
111101011111111110110111 <mark>D</mark> 101011010111111100111011 <mark>D</mark> 110011 <mark>D</mark> 1101 <mark>D</mark> 1101	33	MB
1.01110.111011DDD1101.011D1010010D101110D1111110D001D00D111111	33	MB
	33	MB
	24	MR
	54	
	34	MR
DDDDDDDDDDDDDDD111111111.0111.101.1.1.1.	34	MB
DDDDDDDDDDDDDD . 11111111.0111.010.01000000000000000000	34 34 34	MB MB
Control (Control (Contro) (Contro) (Control (Control (Contro) (Control (Contro) (Contro)	34 34 34 34	MB MB MB
DDDDDDDDDDDDDD1111111.0111.1101.0112.1.0110.00000000	34 34 34 34 35	MB MB MB MB
DDDDDDDDDDDDDD,. 1111111.01011.0111.01010.00001111010.01010.000000	34 34 34 35 35	MB MB MB MB MB
DDDDDDDDDDDDDDD . 1111111.0101.0100.00000000000000000000	34 34 34 35 35 35	MB MB MB MB MB MB
0.00000000000000000000000000000000000	34 34 34 35 35 35 35 35	MB MB MB MB MB MB MB
DDDDDDDDDDDDDD 1111111.0111110.0101.010000000000	34 34 34 35 35 35 35 35 35	MB MB MB MB MB MB MB MB
DDDDDDDDDDDDDDD, . 1111111,0111,0111,1101,0100001111010,01010,000000	34 34 34 35 35 35 35 36 36	MB MB MB MB MB MB MB MB MB
DODDODDODDDDDDD, . 11111111, 0111, 1101, 0110, 0100001111010, 01010, 0100, 0000 DODDDDDDDDDDDDDD, . 1111111, 0111, 1101, 111, 101, 01101010, 101, 101	34 34 34 35 35 35 35 36 36 36	MB MB MB MB MB MB MB MB MB MB
DobDDDDDDDDDDDDD . 111111.011.101.011.101.010.00000000000	34 34 34 35 35 35 35 35 36 36 36	MB MB MB MB MB MB MB MB MB MB MB
DDDDDDDDDDDDDDDDD . 1111111.0111101.0101.1000000000000000	34 34 35 35 35 35 36 36 36 36 37	MB MB MB MB MB MB MB MB MB MB MB
Control Contro Control Control Contro Control Control Control Control Control C	34 34 35 35 35 35 36 36 36 37 37	MB MB MB MB MB MB MB MB MB MB MB MB
DobDDDDDDDDDDDDDDDDDDDDDD . 111111.011.101.011.010.0000100000111000.0101010.000000	34 34 35 35 35 35 36 36 36 37 37	MB MB MB MB MB MB MB MB MB MB MB
DobDDDDDDDDDDDDDD .	34 34 35 35 35 35 36 36 37 37 37	MB MB MB MB MB MB MB MB MB MB MB MB
No No <td< td=""><td>34 34 35 35 35 35 36 36 36 37 37 37 37</td><td>MB MB MB MB MB MB MB MB MB MB MB MB MB</td></td<>	34 34 35 35 35 35 36 36 36 37 37 37 37	MB MB MB MB MB MB MB MB MB MB MB MB MB
000000000000000000000000000000000000	34 34 35 35 35 35 36 36 36 36 36 37 37 37 37 38	MB MB MB MB MB MB MB MB MB MB MB MB MB M
DobDDDDDDDDDDDDDDDDDD .	34 34 34 35 35 35 36 36 36 36 37 37 37 37 38 38	MB MB MB MB MB MB MB MB MB MB MB MB MB M
Dobdby Dobdby Dobdy . 111111.011.1101.0111.1101.011.010.01000000	34 34 35 35 35 36 36 36 37 37 37 38 38 38	MB MB MB MB MB MB MB MB MB MB MB MB MB M
Control Contrectica Contecontrol Conterve Control Control Control Control Contr	34 34 35 35 35 36 36 37 37 37 38 38 38 38	MB MB MB MB MB MB MB MB MB MB MB MB MB M
Discrete Discre Discre Discre Discr	34 34 35 35 35 36 36 37 37 37 38 38 38 38 38 39	MB MB MB MB MB MB MB MB MB MB MB MB MB M
DobDDDDDDDDDDDDDDD .	34 34 35 35 35 36 36 37 37 37 38 38 38 39 39	MB MB MB MB MB MB MB MB MB MB MB MB MB M
A a cost i possible i i i i i cost i i i i cost i i i i cost i cost i i cost	34 34 35 35 35 36 36 37 37 38 38 39 39	MB MB MB MB MB MB MB MB MB MB MB MB MB M
	34 34 35 35 35 35 36 36 37 37 37 38 38 39 39 39	MB MB MB MB MB MB MB MB MB MB MB MB MB M

Exploit strategy

Privilege escalation in 7 easy steps ...

- 1. Allocate a large chunk of memory
- 2. Search for locations prone to flipping
- 3. Check if they fall into the "right spot" in a PTE for allowing the exploit
- 4. Return that particular area of memory to the operating system
- 5. Force OS to re-use the memory for PTEs by allocating massive quantities of address space
- 6. Cause the bitflip shift PTE to point into page table
- 7. Abuse R/W access to all of physical memory

Exploit strategy

Turns out it is hard to force the OS to re-use "regular" memory for PTEs.

Possible somehow. I spent a few afternoons fumbling around in the Linux physical page allocator. Not very fun code.

Mark was more clever: He simply put the system under memory pressure - when backed into a corner, the OS behaves nicely.

Mitigations

CMU paper: "The industry has been aware of this problem since at least 2012"

- Industry preparing mitigations -- but no security advisories
- ECC (Error Correcting Codes)
- TRR (Target Row Refresh)
- Higher DRAM refresh rates

Mitigation: ECC memory

- Single-bit error correction
- Double-bit error detection
- >=3 bits: not detectable
 - But not very likely?
- Reduces problem to Denial of Service

But only works if you enable proper MCE (Machine Check Exception) handling for ECC errors!

Not ideal: Expensive, and not guaranteed to work

"Ideal" fix: Target Row Refresh

- Count activations of a row
- Refresh neighbouring rows when counter reaches threshold
- Covered by LPDDR4
- DDR4 too?
- In DRAM: Micron data sheets
- In memory controllers:
 - pTRR (pseudo TRR)
 - One Intel presentation says Ivy Bridge supports pTRR. No further evidence of this?

Mitigation: 2x refresh rate

- Current CPUs support this
- tREFI parameter
 - Covered by Intel's public memory controller docs
 - Set by BIOS
 - Coreboot covers Sandy/Ivy Bridge
- Various vendor BIOS updates do this
- How to verify refresh rate?
- Is 2x refresh enough?

From https://github. com/google/rowhammertest/tree/master/refresh_timing

Timing DRAM refreshes



Is 2x refresh enough?



Graph from Kim et al

Rowhammer from Javascript?

- Can we do row hammering from Javascript?
 - Via normal cached memory accesses, without CLFLUSH
 - Generate many cache misses
- Javascript engine speed not a problem
 - Near-native access to typed arrays (e.g. Asm.js)
 - Cache misses are slow
- lavados reports doing this

Causing cache misses

- Have to miss at all cache levels (L1, L2, L3)
- Seems difficult?
 - Row hammering by accident in benchmarks (see paper)
 - Not with an inclusive cache!
 - Evicting cache line from L3 evicts from L1 and L2 too
 - Used by Intel CPUs

Cache profiling algorithm

- Find addresses mapping to the same L3 cache set
- e.g. For a 12-way L3 cache, find 13 addresses
 - Accessing these in turn must produce >=1 cache miss

How: "The Spy in the Sandbox -- Practical Cache Attacks in Javascript" (Yossef Oren, Vasileios P. Kemerlis, Simha Sethumadhavan, Angelos D. Keromytis)

- By timing memory accesses
- Original motivation: L3 cache side channel attacks

Cache eviction policy

- True LRU: would give 13 cache misses per iteration (for 12-way cache)
 - $\circ~$ 6.5x reduction in row activations. Not ideal.
- Ideally want 2 cache misses per iteration
- Real CPUs:
 - Sandy Bridge: Bit-Pseudo-LRU, 1 bit per cache line
 - Ivy Bridge: Quad Age LRU, 2 bits per cache line
 - Plus adaptive policy: "set duelling"

Cache side channel mitigations?

- Reduce timer resolution (performance.now())
 - Changes in Firefox, Chrome, Safari/WebKit
- Probably doesn't help
 - Cache profiling just takes longer?
 - Multi-threading: Build Your Own Timer
 - PNaCl
 - SharedArrayBuffers in Javascript
 - WebAssembly
- CPU performance counters?

Unknowns

- ARM and mobile devices? Depends on:
 - Cache organisation
 - \circ $\,$ Performance of CPU and memory controller $\,$
- Damage to DRAM?
 - Anecdotal observations

Conclusions

- As software-level sandboxes get better, attackers will likely target more esoteric bugs, such as hardware bugs
- Rowhammer: not just a reliability problem
- Hard to verify that hardware meets spec
 - Vendors should adopt security mindset
 - Vendors should be more transparent

For more information

Code and notes on Github:

• <u>https://github.com/google/rowhammer-test</u>

Mailing list:

• <u>https://groups.google.com/group/rowhammer-discuss/</u>