chip
multi-chip
interleaving
logic
hierarchy
cache
levels
direct-mapped
line
slot
managing
fully-assoc
set-assoc
comparison
n-way
other