Introduction

In November 2000, Intel launched its newest processor, The Intel Pentium 4 processor with Intel NetBurst micro-architecture. The new processor introduces significant architecture advances over the previous 32-bit p6 family consisting of the Pentium Pro, Pentium II, and Pentium III processors.

The Pentium Pro came in a wide variety of clockspeeds and L2-cache configurations, with external L2-cache running at full clockspeed. It was initially targeted at the server market but offered a very competitive solution for the workstation market too, due to its powerful FPU. Its well-known successor, the Intel Pentium II, was the logical follow-up, using much of the Pentium Pro's design and FPU; it added MMX technology to the P6 CPU core and an external L2-cache running at half CPU clockspeed. The Pentium III added a number of enhancements, such as Streaming SIMD Extensions (SSE) for enhanced floating point and 3D application performance and the Intel Processor Serial Number, a feature that enables a CPU to be uniquely identified.

The Intel Pentium III Coppermine heralded the return of the L2-cache running at full clock speed, much as in the original Pentium Pro, as well as a die-shrink to 0.18micron. While the Intel Pentium Pro L2-cache was mounted inside the CPU package, on the Coppermine the L2-cache is actually on-die, reducing cost and improving cache latency and throughput.

The Intel Pentium 4 CPU is based on a new 32-bit micro-architecture, featuring on-die L2-cache, a very deep pipeline and SSE2, a further development of SSE as featured on the Pentium III, plus other enhancements that allow the Pentium IV to operate at significantly higher clock speeds and deliver prospective performance levels significantly higher than the Pentium II/III.

This article begins with an overview of P4 Architecture and then the Benchmark of P4 followed by the Disadvantages and Future Enhancement of P4.

Home | | Introduction || Architecture | | Benchmark | | Disadvantage | | Future Enhancement | | Glossary | | FAQ| | Reference 1