# CMSC216: Assembly Basics and x86-64 

Chris Kauffman

Last Updated:
Tue Mar 26 06:32:45 PM EDT 2024

## Logistics

## Reading Bryant/O'Hallaron

- Now Ch 3.1-7: Assembly, Arithmetic, Control
- Later Ch 3.8-11: Arrays, Structs, Floats
- Any overview guide to $\times 86-64$ assembly instructions such as Brown University's x64 Cheat Sheet

Assignments

- Dis06: Assembly coding
- HW06: Assembly Debugging
- P2: Due Fri 08-Mar-2024 NOTE: Line Count Limits


## Goals

- Brief: Floating Point Layout
- Assembly Basics
- x86-64 Overview
- Assembly Arithmetic


## Announcements

P1 / Exam 1 Grades Posted

- Results overall are excellent
- "Request Regrade" button on Gradescope if you see something you don't agree with

Midterm Feedback Survey Results Posted

- Linked from course schedule
- Lots of good thoughts and interesting commentary from students
- Staff responses posted as well
https://www.cs.umd.edu/~profk/216/
midterm-survey-results.html


## The Many Assembly Languages

- Most microprocessors are created to understand a binary machine language
- Machine Language provides means to manipulate internal memory, perform arithmetic, etc.
- The Machine Language of one processor is not understood by other processors

MOS Technology 6502

- 8-bit operations, limited addressable memory, 1 general purpose register, powered notable gaming systems in the 1980s
- Apple Ile, Atari 2600, Commodore
- Nintendo Entertainment System / Famicom


## IBM Cell Microprocessor

- Developed in early 2000s, 64-bit, many cores (execution elements), many registers (32 on the PPE), large addressable space, fast multimedia performance, is a pain to program
- Playstation 3 and Blue Gene Supercomputer


## Assemblers and Compilers



- Compiler: chain of tools that translate high level languages to lower ones, may perform optimizations
- Assembler: translates text description of the machine code to binary, formats for execution by processor, late compiler stage
- Consequence: The compiler can generate assembly code
- Generated assembly is a pain to read but is often quite fast
- Consequence: A compiler on an Intel chip can generate assembly code for a different processor, cross compiling


## Our focus: The x86-64 Assembly Language

- x86-64 Targets Intel/AMD chips with 64-bit word size Reminder: 64-bit "word size" $\approx$ size of pointers/addresses
- Lineage of x86 family
- 1970s: 16-bit systems like Intel 8086
- 1990s: IA32 (Intel Architecture 32-bit systems)
- 2000s: x86-64 (64-bit extension by AMD)
- x86-64 is backwards compatibility, consequently much cruft
- Can run compiled code from the 70 's / 80's on modern processors without much trouble BUT means 50 -year-old instructions must be preserved
- x86-64 is not the assembly language you would design from scratch today, it's the assembly you have to code against
- RISC-V is a new assembly language that is "clean" as it has no history to support (and CPUs run it)
- Warning: Lots of information available on the web for Intel assembly programming BUT some of it is dated, IA32 info which may not work on 64-bit systems


## x86-64 Assembly Language Syntax(es)

- Different assemblers understand different syntaxes for the same assembly language
- GCC use the GNU Assembler (GAS, command 'as file.s')
- GAS and Textbook favor AT\&T syntax so we will too
- NASM assembler favors Intel, may see this online

AT\&T Syntax (Our Focus)
multstore:

| pushq | $\% r b x$ |
| :--- | :--- |
| movq | $\% r d x, \% r b x$ |
| call | mult $2 @ P L T$ |
| movq | $\% r a x, \quad(\% r b x)$ |
| popq | $\% r b x$ |
| ret |  |

- Use of \% to indicate registers
- Use of $q / 1 / \mathrm{w} / \mathrm{b}$ to indicate 64 / 32 / 16 / 8-bit operands

Intel Syntax
multstore:

```
push rbx
mov rbx, rdx
call mult2@PLT
mov QWORD PTR [rbx], rax
pop rbx
```

ret

- Register names are bare
- Use of QWORD etc. to indicate operand size


## Generating Assembly from C Code

- gcc -S file.c will stop compilation at assembly generation
- Leaves assembly code in file.s
- file.s and file.S conventionally assembly code though sometimes file.asm is used
- By default, compiler generates code that is often difficult for humans to interpret, may include re-arrangements, "conservative" compatibility assembly, etc. increasing size of assembly considerably
- gcc -Og file.c: optimize for debugging, generally makes it easier to read generated assembly, aligns somewhat more closely to C code


## Example of Generating Assembly from C

```
>> cat exchange.c
// exchange.c: sample C function
// to compile to assembly
long exchange(long *xp, long y){
    long x = *xp;
    *xp = y;
    return x;
}
>> gcc -Og -S exchange.c
>> cat exchange.s
    .file "exchange.c"
    .text
    .globl exchange
    .type exchange, @function
exchange:
.LFB0:
    .cfi_startproc
    movq (%rdi), %rax # pointer derefs in assembly
    movq %rsi, (%rdi)
    ret
    .cfi_endproc
.LFEO:
    .size exchange, .-exchange
    .ident "GCC: (GNU) 11.1.0"
    .section .note.GNU-stack,"",@progbits
```


## gcc -Og -S mstore.c

```
> cat mstore.c # show a C file
long mult2(long a, long b);
void multstore(long x, long y, long *dest){
    long t = mult2(x, y);
    *dest = t;
}
> gcc -Og -S mstore.c
> cat mstore.s
    .file "mstore.c"
    .text
    .globl multstore # function symbol for linking
    .type multstore, @function
multstore:
.LFB0:
```

```
    .cfi_startproc
```

    .cfi_startproc
    pushq %rbx
    pushq %rbx
    .cfi_def_cfa_offset 16
    .cfi_def_cfa_offset 16
    .cfi_offset 3, -16
    .cfi_offset 3, -16
    movq %rdx, %rbx # assembly instructions
    call mult2@PLT # function call
    movq %rax, (%rbx)
    movq %rax, (%rbx)
    popq %rbx
    popq %rbx
    .cfi_def_cfa_offset 8
    .cfi_def_cfa_offset 8
    ret # function return
    .cfi_endproc
    ```
    .cfi_endproc
```

```
# Compile to show assembly
```


# Compile to show assembly

# -Og: debugging level optimization

# -Og: debugging level optimization

# -S: only output assembly

# -S: only output assembly

# show assembly output

# show assembly output

# beginning of mulstore function

# beginning of mulstore function

# assembler directives

# assembler directives

# assembly instruction

# assembly instruction

# directives

```
# directives
```


## Every Programming Language

Look for the following as it should almost always be there
$\square$ Comments
$\square$ Statements/Expressions
$\square$ Variable Types
$\square$ Assignment
$\square$ Basic Input/Output
$\square$ Function Declarations
$\square$ Conditionals (if-else)
$\square$ Iteration (loops)
$\square$ Aggregate data (arrays, structs, objects, etc)
$\square$ Library System

## Exercise: Examine col_simple_asm.s

Take a simple sample problem to demonstrate assembly:
Computes Collatz Sequence starting at $n=10$ :
if $n$ is $O D D n=n^{*} 3+1$; else $n=n / 2$.
Return the number of steps to converge to 1 as the return code from main()

The following codes solve this problem

| Code | Notes |
| :---: | :---: |
| col_simple_asm.s | Hand-coded assembly for obvious algorithm |
|  | Straight-forward reading |
| col_unsigned.c | Unsigned C version |
|  | Generated assembly is reasonably readable |
| col_signed.c | Signed C vesion |
|  | Generated assembly is ... interesting |

- Kauffman will Compile/Run code
- Students should study the code and predict what lines do
- Illustrate tricks associated with gdb and assembly


## Exercise: col_simple_asm.s

```
```


### Compute Collatz sequence starting at 10 in assembly.

```
```


### Compute Collatz sequence starting at 10 in assembly.

.section .text
.section .text
.globl main
.globl main
main:
main:
movl \$0, %r8d }\quad\#\mathrm{ \# int steps = 0;
movl \$0, %r8d }\quad\#\mathrm{ \# int steps = 0;
movl \$0, %r8d }\quad\#\mathrm{ \# int steps = 0;
movl \$0, %r8d }\quad\#\mathrm{ \# int steps = 0;
.LOOP:
.LOOP:
cmpl \$1, %ecx
cmpl \$1, %ecx
movl \$2, %esi
movl \$2, %esi
movl %ecx,%eax
movl %ecx,%eax
cqto
cqto
idivl %esi
idivl %esi
cmpl \$1,%edx
cmpl \$1,%edx
jne .EVEN
jne .EVEN
ODD :
ODD :
imull \$3, %ecx
imull \$3, %ecx
incl %ecx
incl %ecx
jmp .UPDATE
jmp .UPDATE
EVEN:
EVEN:
sarl \$1,%ecx
sarl \$1,%ecx
UPDATE:
UPDATE:
incl %r8d
incl %r8d
jmp .LOOP
jmp .LOOP
END :
END :
movl %r8d, %eax \# r8d is steps, move to eax for return value
movl %r8d, %eax \# r8d is steps, move to eax for return value
ret

```
    ret
```

```
# while(n > 1){ // immediate must be first
```


# while(n > 1){ // immediate must be first

# n <= 1 exit loop

# n <= 1 exit loop

# divisor in esi

# divisor in esi

# prep for division: must use edx:eax

# prep for division: must use edx:eax

# extend sign from eax to edx

# extend sign from eax to edx

# divide edx:eax by esi

# divide edx:eax by esi

# eax has quotient, edx remainder

# eax has quotient, edx remainder

# if(n % 2 == 1) {

# if(n % 2 == 1) {

# not equal, go to even case

# not equal, go to even case

# n = n * 3

# n = n * 3

# n = n + 1 OR n++

# n = n + 1 OR n++

}
}

# else{

# else{

# n = n / 2; via right shift

# n = n / 2; via right shift

# }

# }

# steps++;

# steps++;

# }

```
# }
```


## Answers: x86-64 Assembly Basics for AT\&T Syntax

- Comments are one-liners starting with \#
- Statements: each line does ONE thing, frequently text representation of an assembly instruction

```
movq %rdx, %rbx # move rdx register to rbx
```

- Assembler directives and labels are also possible:
.global multstore
multstore:
blah blah blah
\# notify linker of location multstore
\# label beginning of multstore section
\# instructions in this this section
- Variables: mainly registers, also memory ref'd by registers maybe some named global locations
- Assignment: instructions like movX that put move bits into registers and memory
- Conditionals/Iteration: assembly instructions that jump to code locations
- Functions: code locations that are labeled and global
- Aggregate data: none, use the stack/multiple registers
- Library System: link to other code


## So what are these Registers?

- Memory locations directly wired to the CPU
- Usually very fast to access, faster than main memory
- Most instructions involve registers, access or change reg val


## Example: Adding Together Integers

- Ensure registers have desired values in them
- Issue an addX instruction involving the two registers
- Result will be stored in a register

```
addl %eax, %ebx
# add ints in eax and ebx, store result in ebx
addq %rcx, %rdx
# add longs in rcx and rdx, store result in rdx
```

- Note instruction and register names indicate whether 32-bit int or 64-bit long are being added


## x86-64 "General Purpose" Registers

Many "general purpose" registers have special purposes and conventions associated such as

- Return Value:
\%rax / \%eax / \%ax
- Function Args 1 to 6: \%rdi, \%rsi, \%rdx, $\% \mathrm{rcx}, \% \mathrm{r} 8$, \%r9
- Stack Pointer (top of stack): \%rsp
- Old Code Base Pointer: $\% \mathrm{rbp}$, historically start of current stack frame but is not used that way in modern codes

Note: There are also Special Registers like \%rip and \%eflags

| 64-bit | 32-bit | 16-bit | 8-bit | Notes |
| :---: | :---: | :---: | :---: | :---: |
| \%rax | \%eax | \%ax | \%al | Return Val |
| \%rbx | \%ebx | \%bx | \%bl |  |
| \%rcx | \%ecx | \%cx | \%cl | Arg 4 |
| \%rdx | \%edx | \%dx | \%dl | Arg 3 |
| \%rsi | \%esi | \%si | \%sil | Arg 2 |
| \%rdi | \%edi | \%di | \%dil | Arg 1 |
| \%rsp | \%esp | \%sp | \%spl | Stack Ptr |
| \%rbp | \%ebp | \%bp | \%bpl | Base Ptr? |
| \%r8 | \%r8d | \%r8w | \%r8b | Arg 5 |
| \%r9 | \%r9d | \%r9w | \%r9b | Arg 6 |
| \%r10 | \%r10d | \%r10w | \%r10b |  |
| \%r11 | \%r11d | \%r11w | \%r11b |  |
| \%r12 | \%r12d | \%r12w | \%r12b |  |
| \%r13 | \%r13d | \%r13w | \%r13b |  |
| \%r14 | \%r14d | \%r14w | \%r14b |  |
| \%r15 | \%r15d | \%r15w | \%r15b |  |
| Caller Save: |  | Restore after calling func Restore before returning |  |  |
| Callee Save: |  |  |  |  | which we will discuss later.

## Register Naming Conventions

- AT\&T syntax identifies registers with prefix \%
- Naming convention is a historical artifact
- Originally 16 -bit architectures in $x 86$ had
- General registers $\mathrm{ax}, \mathrm{bx}, \mathrm{cx}, \mathrm{dx}$,
- Special Registers si,di,sp,bp
- Extended to 32-bit: eax,ebx, ..., esi,edi,...
- Grew again to 64-bit: rax, rbx, . . . , rsi, rdi, ...
- Added Eight 64-bit regs r8,r9, . . , r14,r15 with 32-bit portion r8d,r9d, ..., 16-bit r8w, r9w. . . , etc.
- Instructions must match registers sizes:

```
addw %ax, %bx # word (16-bit)
addl %eax, %ebx # long word (32-bit)
addq %rax, %rbx # quad-word (64-bit)
```

- When hand-coding assembly, easy to mess this up, assembler will error out


## Hello World in x86-64 Assembly : Not that Easy

- Non-trivial in assembly because output is involved
- Try writing helloworld.c without printf()
- Output is the business of the operating system, always a request to the almighty OS to put something somewhere
- Library call: printf("hello"); mangles some bits but eventually results with a ...
- System call: Unix system call directly implemented in the OS kernel, puts bytes into files / onto screen as in

$$
\text { write(1, buf, 5); // file } 1 \text { is screen output }
$$

This gives us several options for hello world in assembly:

1. hello_printf64.s: via calling printf() which means the $C$ standard library must be (painfully) linked
2. hello64.s via direct system write() call which means no external libraries are needed: OS knows how to write to files/screen. Use the 64-bit Linux calling convention.
3. hello32.s via direct system call using the older 32 bit Linux calling convention which "traps" to the operating system.

## (Optional): The OS Privilege: System Calls

- Most interactions with the outside world happen via Operating System Calls (or just "system calls")
- User programs indicate what service they want performed by the OS via making system calls
- System Calls differ for each language/OS combination
- x86-64 Linux: set \%rax to system call number, set other args in registers, issue syscall
- IA32 Linux: set \%eax to system call number, set other args in registers, issue an interrupt
- C Code on Unix: make system calls via write(), read() and others (studied in CSCI 4061)
- Tables of Linux System Call Numbers
- 64-bit (335 calls)
- 32-bit (190 calls)
- Mac OS X: very similar to the above (it's a Unix)
- Windows: use OS wrapper functions
- OS executes priveleged code that can manipulate any part of memory, touch internal data structures corresponding to files, do other fun stuff discussed in CSCI 4061 / 5103


## Basic Instruction Classes

- x86 Assembly Guide from Yale summarizes well though is 32-bit only, function calls different
- Remember: Goal is to understand assembly as a target for higher languages, not become expert "assemblists"
- Means we won't hit all 4,834 pages of the Intel x86-64 Manual

| Kind | Assembly Instructions |
| :---: | :---: |
| Fundamentals <br> - Memory Movement <br> - Stack manipulation <br> - Addressing modes | mov <br> push, pop <br> (\%eax), 12 (\%eax, \%ebx). . |
| Arithmetic/Logic <br> - Arithmetic <br> - Bitwise Logical <br> - Bitwise Shifts | add,sub,mul,div,lea <br> and,or, xor, not <br> sal,sar,shr |
| Control Flow <br> - Compare / Test <br> - Set on result <br> - Jumps (Un)Conditional <br> - Conditional Movement | ```cmp,test set jmp,je,jne,jl,jg,... cmove,cmovg,...``` |
| Procedure Calls <br> - Stack manipulation <br> - Call/Return <br> - System Calls | push, pop <br> call,ret <br> syscall |
| Floating Point Ops <br> - FP Reg Movement <br> - Conversions <br> - Arithmetic <br> - Extras | vmov <br> vcvts <br> vadd, vsub, vmul, vdiv <br> vmins, vmaxs,sqrts |

## Data Movement: movX instruction

movX SOURCE, DEST
\# move source value to destination

Overview

- Moves data...
- Reg to Reg
- Mem to Reg
- Reg to Mem
- Imm to ...
- Reg: register
- Mem: main memory
- Imm: "immediate" value (constant) specified like
- \$21: decimal
- \$0x2f9a: hexadecimal
- NOT 1234 (mem adder)
- More info on operands next


## Examples

```
## 64-bit quadword moves
movq $4, %rbx # rbx = 4;
movq %rbx,%rax # rax = rbx;
movq $10, (%rcx) # *rcx = 10;
```

\#\# 32-bit longword moves
movl \$4, \%ebx \# ebx $=4$;
movl \%ebx,\%eax \# eax = ebx;
movl \$10, (\%rcx) \# *rcx = 10;

Note variations

- movq for 64-bit (8-byte)
- movl for 32-bit (4-byte)
- movw for 16-bit (2-byte)
- movb for 8-bit (1-byte)


## Operands and Addressing Modes

In many instructions like movX, operands can have a variety of forms called addressing modes, may include constants and memory addresses

| Style | Address Mode | C-like | Notes |
| :---: | :---: | :---: | :---: |
| \$21 | immediate | 21 | value of constant like 21 |
| \$0xD2 |  |  | or $0 \times \mathrm{xD} 2=210$ |
| \%rax | register indirect displaced | rax | to/from register contents reg holds memory address, deref base plus constant offset, often used for strcut field derefs |
| (\%rax) |  | *rax |  |
| 8 (\%rax) |  | *(rax+2) |  |
| 4 (\%rdx) |  | rdx->field |  |
| (\%rax, \%rbx) | indexed | $\begin{aligned} & \text { *(rax+rbx) } \\ & \text { char_arr }[r b x] \end{aligned}$ | base plus offset in given reg actual value of rbx is used, NOT multiplied by sizeof() |
| (\%rax, \%rbx, 4) | scaled index | $\mathrm{rax}[\mathrm{rbx}]$ | like array access with sizeof (..)=4 |
| (\%rax,\%rbx, 8) |  | rax[rbx] | "" with sizeof (. $)=8$ |
| 1024 | absolute |  | Absolute address \#1024 <br> Rarely used |

## Exercise: Show movX Instruction Execution

Code movX_exercise.s

```
movl $16, %eax
movl $20, %ebx
movq $24, %rbx
## POS A
movl %eax,%ebx
movq %rcx,%rax
## POS B
movq $45,(%rdx)
movl $55,16(%rdx)
## POS C
movq $65,(%rcx,%rbx)
movq $3,%rbx
movq $75,(%rcx,%rbx,8)
## POS D
```

Registers/Memory
INITIAL


May need to look up addressing conventions for things like...

```
movX %y,%x # reg y to reg x
movX $5,(%x) # 5 to address in %x
```


## Answers Part 1/2: movX Instruction Execution


\#!: On 64-bit systems, ALWAYS use a 64-bit reg name like \%rdx and movq to copy memory addresses; using smaller name like \%edx will miss half the memory addressing leading to major memory problems

## Answers Part 2/2: movX Instruction Execution

|  |  | movq \$65, (\%rcx, \%rbx) |
| :---: | :---: | :---: |
|  | movq \$45, (\%rdx) | \#1024+16 = \#1040 |
| movl \%eax, \%ebx | \#1032 | movq \$3,\%rbx |
| movq \%rcx,\%rax \#! | movq $\$ 55,16(\% \mathrm{rdx})$ | movq \$75, (\%rcx, \%rbx,8) |
|  | 16+\#1032=\#1048 | \#1024 + 3*8 = \#1048 |
| \#\# POS B | \#\# POS C | \#\# POS D |
| \|-------+------- | | \| -------+------- | | \|-------+------- | |
| \| REG | VALUE | | \| REG | VALUE | | \| REG | VALUE | |
| \| \%rax | \#1024 | | \| \%rax | \#1024 | | \| \%rax | \#1024 | |
| \| \%rbx | 16 | | \| \%rbx | 16 | | \| \%rbx | 3 | |
| \| \%rcx | \#1024 | | \| \%rcx | \#1024 | | \| \%rcx | \#1024 | |
| \| \%rdx | \#1032 | | \| \%rdx | \#1032 | | \| \%rdx | \#1032 | |
| \|-------+-------| | \|-------+-------| | \|-------+-------| |
| \| MEM | VALUE | | \| MEM | VALUE | | \| MEM | VALUE | |
| \| \#1024 | 35 | \| \#1024 | 35 | | \| \#1024 | 35 | |
| \| \#1032 | 25 | | \| \#1032 | 45 | | \| \#1032 | 45 | |
| \| \#1040 | 15 | | \| \#1040 | 15 | | \| \#1040 | 65 | |
| \| 1048 | 5 | | \| \#1048 | 55 | | \| \#1048 | 75 | |
| \| -------+------- | | \| -------+------- | | \|-------+------- | |

## gdb Assembly: Examining Memory

gdb commands print and x allow one to print/examine memory memory of interest. Try on movX_exercises.s
(gdb) tui enable
(gdb) layout asm
(gdb) layout reg
(gdb) stepi
(gdb) print \$rax
(gdb) print *(\$rdx)
(gdb) print (char *) \$rdx
(gdb) x \$r8
(gdb) $x / 3 d$ \$r8
(gdb) $x / 6 \mathrm{~g}$ \$r8
(gdb) $x / s \quad \$ r 8$
(gdb) print *((int*) \$rsp)
(gdb) $x / 4 d$ \$rsp
(gdb) $x / 4 x$ \$rsp

```
# TUI mode
# assembly mode
# show registers
# step forward by single Instruction
# print register rax
# print memory pointed to by rdx
# print as a string (null terminated)
# examine memory at address in r8
# same but print as 3 4-byte decimals
# same but print as 6 8-byte decimals
# print as a string (null terminated)
# print top int on stack (4 bytes)
# print top 4 stack vars as ints
# print top 4 stack vars as ints in hex
```

Many of these tricks are needed to debug assembly.

## Register Size and Movement

- Recall \%rax is 64 -bit register, \%eax is lower 32 bits of it
- Data movement involving small registers may NOT overwrite higher bits in extended register
- Moving data to low 32-bit regs automatically zeros high 32-bits movabsq \$0x1122334455667788, \%rax \# 8 bytes to \%rax movl \$0xAABBCCDD, \%eax \# 4 bytes to \%eax \#\# \%rax is now 0x00000000AABBCCDD
- Moving data to other small regs DOES NOT ALTER high bits movabsq \$0x1122334455667788, \%rax \# 8 bytes to \%rax movw \$0xAABB, \%ax \# 2 bytes to \%ax \#\# \%rax is now 0x112233445566AABB
- Gives rise to two other families of movement instructions for moving little registers ( X ) to big ( Y ) registers, see movz_examples.s
\#\# movzXY move zero extend, movsXY move sign extend movabsq \$0x112233445566AABB, \%rdx $\begin{array}{ll}\text { movzwq \%dx, \%rax } & \text { \# \%rax is 0x000000000000AABB } \\ \text { movswq \%dx, \%rax } & \text { \# \%rax is 0xFFFFFFFFFFFFAABB }\end{array}$


## Exercise: movX differences in Memory

| Instr | $\#$ bytes |
| :--- | :--- |
| movb | 1 byte |
| movw | 2 bytes |
| movl | 4 bytes |
| movq | 8 bytes |

Show the result of each of the following copies to main memory in sequence.

| movl | \%eax, | $(\% r s i)$ | $\# 1$ |
| :--- | :--- | :--- | :--- |
| movq | $\% r a x$, | $(\% r s i)$ | $\# 2$ |
| movb | $\% c l$, | $(\% r s i)$ | $\# 3$ |
| movw | $\% c x$, | $2(\% r s i)$ | $\# 4$ |
| movl | $\% e c x$, | $4(\% r s i)$ | $\# 5$ |
| movw | $4(\% r s i), \% a x$ | $\# 6$ |  |

INITIAL


## Answers: movX to Main Memory $1 / 2$



## Answers: movX to Main Memory $2 / 2$


movl \%eax, (\%rsi) \#1 4 bytes rax $->$ \#1024

## addX: A Quintessential ALU Instruction

addX $B, A \quad \# A=A+B$

## OPERANDS:

addX \%reg, \%reg
addX ( $\%$ mem) , \%reg
addX \%reg, (\%mem)
addX \$con, \%reg
addX \$con, (\%mem)
\# No mem+mem or con+con

- Addition represents most 2-operand ALU instructions well
- Second operand A is modified by first operand B, No change to B
- Variety of register, memory, constant combinations honored
- addX has variants for each register size: addq, addl, addw, addb


## EXAMPLES:

```
addq %rdx, %rcx # rcx = rcx + rdx
addl %eax, %ebx # ebx = ebx + eax
addq $42, %rdx # rdx = rdx + 42
addl (%rsi),%edi # edi = edi + *rsi
addw %ax, (%rbx) # *rbx = *rbx + ax
addq $55, (%rbx) # *rbx = *rbx + 55
```

addl (\%rsi,\%rax,4),\%edi \# edi = edi+rsi[rax] (int)

## Optional Exercise: Addition

Show the results of the following addX/movX ops at each of the specified positions

```
addq $1,%rcx
addq %rbx,%rax
## POS A
addq (%rdx),%rcx # mem + reg
addq %rbx,(%rdx) # reg + mem
addq $3,(%rdx) # con + mem
## POS B
addl $1,(%r8,%r9,4)
addl $1,%r9d
addl %eax,(%r8,%r9,4)
addl $1,%r9d
addl (%r8,%r9,4),%eax
## POS C
\begin{tabular}{|c|c|}
\hline INITIAL & \\
\hline | REGS & \\
\hline \%rax & 15 \\
\hline | \%rbx & 20 \\
\hline \%rcx & 25 \\
\hline | \%rdx & \#1024 \\
\hline | \%r8 & \#2048 \\
\hline \%r9 & 0 \\
\hline | MEM & \\
\hline | \#1024 & 100 \\
\hline I . & \\
\hline | \#2048 & 200 \\
\hline | \#2052 & 300 \\
\hline | \#2056 & 400 \\
\hline
\end{tabular}
```


## Answers: Addition



## The Other ALU Instructions

- Most ALU instructions follow the same patter as addX: two operands, second gets changed.
- Some one operand instructions as well.

| Instruction | Name | Effect | Notes |
| :--- | :--- | :--- | :--- |
| addX B, A | Add | $\mathrm{A}=\mathrm{A}+\mathrm{B}$ | Two Operand Instructions |
| subX B, A | Subtract | $\mathrm{A}=\mathrm{A}-\mathrm{B}$ |  |
| imulX B, A | Multiply | $\mathrm{A}=\mathrm{A} * \mathrm{~B}$ | Has a limited 3-arg variant |
| andX B, A | And | $\mathrm{A}=\mathrm{A} \& \mathrm{~B}$ |  |
| orX B, A | Or | $\mathrm{A}=\mathrm{A} \mid \mathrm{B}$ |  |
| xorX B, A | Xor | $\mathrm{A}=\mathrm{A}-\mathrm{B}$ |  |
| salX B, A | Shift Left | $\mathrm{A}=\mathrm{A} \ll \mathrm{B}$ | B is constant or \%cl reg |
| shlX B, A |  | $\mathrm{A}=\mathrm{A} \ll \mathrm{B}$ |  |
| sarX B, A | Shift Right | $\mathrm{A}=\mathrm{A} \gg \mathrm{B}$ | Arithmetic: Sign carry |
| shrX B, A |  | $\mathrm{A}=\mathrm{A} \gg \mathrm{B}$ | Logical: Zero carry |
| incX A | Increment | $\mathrm{A}=\mathrm{A}+1$ | One Operand Instructions |
| decX A | Decrement | $\mathrm{A}=\mathrm{A}-1$ |  |
| negX A | Negate | $\mathrm{A}=-\mathrm{A}$ |  |
| notX A | Complement | $\mathrm{A}=\sim \mathrm{A}$ |  |

## leaX: Load Effective Address

- Memory addresses must often be loaded into registers
- Often done with a leaX, usually leaq in 64-bit platforms
- Sort of like "address-of" op \& in C but a bit more general


```
## leaX_examples.s:
movq 8(%rdx),%rax # rax = *(rdx+1) = 25
leaq 8(%rdx),%rax # rax = rdx+1 = #1032
movl (%rsi,%rcx,4),%eax # rax = rsi[rcx] = 400
leaq (%rsi,%rcx,4),%rax # rax = &(rsi[rcx]) = #2056
Compiler sometimes uses leaX for multiplication
as it is usually faster than imulX but less readable.
```

```
# Odd Collatz update n = 3*n+1
```


# Odd Collatz update n = 3*n+1

\#READABLE with imulX \#OPTIMIZED with leaX:
\#READABLE with imulX \#OPTIMIZED with leaX:
imul \$3,%eax leal 1(%eax,%eax,2),%eax
imul \$3,%eax leal 1(%eax,%eax,2),%eax
addl \$1,%eax
addl \$1,%eax

# eax = eax*3 + 1

# eax = eax*3 + 1

# 3-4 cycles

# 3-4 cycles

# eax = eax + 2*eax + 1,

# eax = eax + 2*eax + 1,

# 1 cycle

```
# 1 cycle
```



## Division: It's a Pain (1/2)

- idivX operation has some special rules
- Dividend must be in the rax / eax / ax register
- Sign extend to rdx / edx / dx register with cqto
- idivX takes one register argument which is the divisor
- At completion
- rax / eax / ax holds quotient (integer part)
- $r d x / e d x / d x$ holds the remainder (leftover)

```
### division.s:
movl $15, %eax # set eax to int 15
cqto # extends 0 sign bit (positive) to edx
## combined 64-bit register %edx:%eax is
## eax: 0x00000000 0000000F = 15
## exx: 0x00000000 00000000 = 0
movl $2, %esi # set esi to 2
idivl %esi # divide combined register by 2
## 15 div 2 = 7 rem 1
## %eax == 7, quotient
## %edx == 1, remainder
# answer in eax, return
ret
```

Compiler avoids division whenever possible: compile col_unsigned.c and col_signed.c to see some tricks.

## Division: It's a Pain (2/2)

- When performing division on 8 -bit or 16 -bit quantities, use instructions to sign extend small reg to all rax register

```
### division with 16-bit shorts from division.s
movq $0,%rax # set rax to all 0's
movq $0,%rdx # set rdx to all 0's
    # rax = 0x00000000 00000000
    # rdx = 0x00000000 00000000
movw $-17, %ax # set ax to short -17
    # rax = 0x00000000 0000FFEF
    # rdx = 0x00000000 00000000
cwtl # "convert word to long" sign extend ax to eax
    # rax = 0x00000000 FFFFFFEF
    # rdx = 0x00000000 00000000
cltq # "convert long to quad" sign extend eax to rax
    # rax = 0xFFFFFFFF FFFFFFEF
    # rdx = 0x00000000 00000000
cqto # sign extend rax to rdx
    # rax = 0xFFFFFFFF FFFFFFEF
    # rdx = 0xFFFFFFFF FFFFFFFF
movq $3, %rcx
idivq %rcx
    # set rcx to long 3
    # divide combined rax/rdx register by 3
    # rax = 0xFFFFFFFF FFFFFFFB = -5 (quotient)
    # rdx = 0xFFFFFFFF FFFFFFFE = -2 (remainder)
```

